Data Sheet AD9741/AD9743/AD9745/AD9746/AD9747
Rev. A | Page 9 of 28
PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
CVDD18
CVSS
CLK
P
CLKN
CVSS
CVDD18
DVSS
DVDD18
P1D7
P1D6
P1D5
P1D4
P1D3
P1D2
P1D1
P1D0
17NC
18NC
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
NC
NC
NC
NC
NC
NC
DCO
NC
DVDD33
DVSS
IQSEL
NC
P2D7
P2D6
P2D5
P2D4
35
P2D3
36
P2D2
54
53
52
51
50
49
48
47
46
45
44
43
42
41
40
39
38
37
FSADJ
RESET
CSB
SCLK
SDIO
SDO
DVSS
DVDD18
NC
NC
NC
NC
NC
NC
NC
NC
P2D0
P2D1
72
71
70
69
68
67
66
65
64
63
62
61
60
59
58
57
56
55
AVDD33
AVDD33
A
VSS
IOUT1P
IOUT1N
AVSS
AUX1P
AUX1N
AVSS
AUX2N
AUX2P
AVSS
IOUT2N
IOUT2P
AVSS
AVDD33
AVDD33
REFIO
NC = NO CONNECT
06569-006
PIN 1
INDIC
A
T
OR
AD9741
(T
O
P VIEW)
Figure 2. AD9741 Pin Configuration
Table 8. AD9741 Pin Function Descriptions
Pin No. Mnemonic Description
Clock Supply Voltage (1.8 V).
2, 5 CVSS Clock Supply Common (0 V).
3 CLKP Differential DAC Clock Input.
4 CLKN Complementary Differential DAC Clock Input.
7, 28, 48 DVSS Digital Supply Common (0 V).
8, 47 DVDD18 Digital Core Supply Voltage (1.8 V).
9 to 16 P1D<7:0> Port 1 Data Bit Inputs.
17 to 24, 26, 30, 39 to 46 NC No Connect.
25 DCO Data Clock Output. Use to clock data source.
27 DVDD33 Digital I/O Supply Voltage (3.3 V).
29 IQSEL I/Q Framing Signal for Single-Port Mode Operation.
49 SDO Serial Peripheral Interface Data Output.
50 SDIO Serial Peripheral Interface Data Input and Optional Data Output.
51 SCLK Serial Peripheral Interface Clock Input.
52 CSB Serial Peripheral Interface Chip Select Input. Active low.
53 RESET Hardware Reset. Active high.
Full-Scale Current Output Adjust. Connect a 10 kΩ resistor to AVSS.
55 REFIO Reference Input/Output. Connect a 0.1 μF capacitor to AVSS.
56, 57, 71, 72 AVDD33 Analog Supply Voltage (3.3 V).
58, 61, 64, 67, 70 AVSS Analog Supply Common (0 V).
59 IOUT2P DAC2 Current Output True. Sources full-scale current when input data bits are all 1.
DAC2 Current Output Complement. Sources full-scale current when data bits are all 0.
62 AUX2P Auxiliary DAC2 Default Current Output Pin.
63 AUX2N Auxiliary DAC2 Optional Output Pin. Enable through SPI.
65 AUX1N Auxiliary DAC1 Optional Output Pin. Enable through SPI.
66 AUX1P Auxiliary DAC1 Default Current Output Pin.
68 IOUT1N Complementary DAC1 Current Output. Sources full-scale current when data bits are all 0.
DAC1 Current Output. Sources full-scale current when data bits are all 1.
EPAD AVSS
Exposed Thermal Pad. Must be soldered to copper pour on top surface of PCB for mechanical
stability and must be electrically tied to low impedance GND plane for low noise performance.