Expand menu
Hello, Sign in
My Account
0
Cart
Home
Products
Sensors
Semiconductors
Passive Components
Connectors
Power
Electromechanical
Optoelectronics
Circuit Protection
Integrated Circuits - ICs
Main Products
Manufacturers
Blog
Services
About OMO
About Us
Contact Us
Check Stock
DS8007A-EAG+T
P1-P3
P4-P6
P7-P9
P10-P12
P13-P15
P16-P18
P19-P21
P22-P24
P25-P27
P28-P30
P31-P33
P34-P36
P37-P39
P40-P41
DS8007A
Multipr
otocol Dual Smar
t Car
d Inter
face
_______________________________________________________________________________________
7
AC ELECTRICAL SPECIFICATIONS—TIMING PARAMETERS FOR MULTIPLEXED
PARALLEL BUS
(V
DD
= 3.3V, V
DDA
= 3.3V, T
A
= +25°C, unless otherwise noted.) (Figure 1)
PARAM
ET
ER S
YMBOL
CO
NDI
TIO
NS
MIN
TYP
MA
X
UNITS
XT
AL1 Cycle
Time
t
CY(XTAL
1)
50
ns
ALE Pul
se
W
idt
h
t
W(ALE)
20
ns
Add
re
ss Va
l
id to
ALE Low
t
AV
L
L
10
n
s
ALE
Low
to
RD
or
WR
Lo
w
t
(AL
-RW
L)
10
n
s
Register URR
2
x t
CY
(X
TA
L
1)
RD
Pul
se
Width
t
W(RD)
Other regi
s
t
er
s
10
ns
RD
Low to Data
Re
ad
Va
l
id
t
(RL
-
DV)
50
n
s
WR
/
RD
Hi
gh to
ALE
Hig
h
t
(RWH-AH)
10
n
s
WR
Pul
se
Width
t
W(
WR)
10
n
s
Dat
a Write Va
l
i
d t
o
WR
Lo
w
t
(DV-WL)
10
n
s
ALE
CS
D7–D0
RD
WR
ADDRESS
ADDRESS
DATA
(READ)
DATA
(WRITE)
t
W(ALE)
t
AVLL
t
(AL-RWL)
t
W(RD)
t
(RL-DV)
t
(RWH-AH)
t
(DV-WL)
t
(RWH-AH)
t
W(WR)
Figure 1. Multiplexed Parallel Bus Timing
DS8007A
Multipr
otocol Dual Smar
t Car
d Inter
face
8
_______________________________________________________________________________________
t
4
DATA IN
ADDRESS
WRITE
RELEASE
WITH CS
WRITE
RELEASE
WITH EN
t
6
t
7
t
1
t
8
DATA OUT
ADDRESS
CS
READ
WRITE
WR (EN)
RD (R/W)
AD3–AD0
D7–D0
CS
WR (EN)
CS
WR (EN)
RD (R/W)
AD3–AD0
D7–D0
t
2
t
3
t
5
Figure 2. Nonmultiplexed Parallel Bus Timing (Read and Write)
AC ELECTRICAL SPECIFICATIONS—TIMING PARAMETERS FOR NONMULTIPLEXED
PARALLEL BUS (READ AND WRITE)
(V
DD
= 3.3V, V
DDA
= 3.3V, T
A
= +25°C, unless otherwise noted.) (See Figure 2.)
PARAM
ET
ER S
YMBOL
CONDI
TIO
NS
MIN
TYP
MAX
UNITS
RD
Hi
gh to
CS
Low
t
1
10
ns
Access T
ime
CS
Lo
w
to
Data
Ou
t
Val
i
d
t
2
50
n
s
CS
H
i
gh to D
ata Out
H
i
gh Impedan
ce
t
3
10
n
s
Dat
a Va
l
id to End o
f W
rite
t
4
10
ns
Data
Ho
ld T
im
e
t
5
10
ns
RD
Low to
CS
or
WR
Low
t
6
10
ns
Ad
d
ress Sta
ble
to
CS
or
WR
Hi
gh
t
7
10
ns
Ad
d
ress to
CS
Lo
w
t
8
10
ns
DS8007A
Multipr
otocol Dual Smar
t Car
d Inter
face
_______________________________________________________________________________________
9
AC ELECTRICAL SPECIFICATIONS—TIMING PARAMETERS FOR CONSECUTIVE
READ/WRITE TO URR/UTR/TOC
(V
DD
= 3.3V, V
DDA
= 3.3V, T
A
= +25°C, unless otherwise noted.)
PARAM
ET
ER S
YMBOL
CONDI
TIO
NS
MIN
TYP
MAX
UNITS
S
EE FI
G
UR
E
3
RD
Pul
se
Width
t
W(RD)
10
n
s
RD
Low to B
i
t C
RED = 1
t
RD(
U
RR)
t
W(RD)
+
2t
CY(CL
K)
t
W(RD)
+
3t
CY(CL
K)
ns
Se
t Time B
it F
E
t
SB(F
E)
10
.5
ETU
Se
t
Time B
it RBF
t
SB(
RBF)
10.5
ETU
S
EE FI
G
UR
E
4
WR
/
CS
Pulse
W
i
dth
t
W(
WR)
(Note
4)
10
n
s
WR
/
CS
Low to
I/O
x
Low
t
WR(U
TR)
t
W(
WR)
+
2t
CY(CL
K)
t
W(
WR)
+
3t
CY(CL
K)
ns
S
EE FI
G
UR
E
5
WR
/
CS
Pulse
W
i
dth
t
W(
WR)
10
n
s
WR
/
CS
Hi
gh
to
Bit CR
ED
= 1
t
WR(TOC)
(Notes
4 a
nd
5)
1 /
PSC
2 /
PSC
E
TU
t
SB(RBF)
t
W(RD)
t
SB(FE)
I/Ox
RBF BIT
FE BIT
INT
RD
CRED BIT
t
RD(URR)
Figure 3. Timing Between Two Read Operations in Register URR
Note 4:
Depends on the leading edge of
WR
or
CS
(whichever is deasserted first). Reference this specification to the rising edge
of
CS
/
WR
instead of the falling edge.
Note 5:
PSC is the programmed prescaler value (31 or 32).
P1-P3
P4-P6
P7-P9
P10-P12
P13-P15
P16-P18
P19-P21
P22-P24
P25-P27
P28-P30
P31-P33
P34-P36
P37-P39
P40-P41
DS8007A-EAG+T
Mfr. #:
Buy DS8007A-EAG+T
Manufacturer:
Maxim Integrated
Description:
Interface - Specialized Multiprotocol Dual Smart Card Interface
Lifecycle:
New from this manufacturer.
Delivery:
DHL
FedEx
Ups
TNT
EMS
Payment:
T/T
Paypal
Visa
MoneyGram
Western
Union
Products related to this Datasheet
DS8007A-EAG+
DS8007A-EAG+T