AD9253TCPZR7-125EP

Quad, 14-Bit, 125 MSPS Serial LVDS 1.8 V
Analog-to-Digital Converter
Preliminary Technical Data
AD9253-EP
Rev. PrA
Information furnished by Analog Devices is believed to be accurate and reliable. However, no
responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other
rights of third parties that may result from its use. Specifications subject to change without notice. No
license is granted by implication or otherwise under any patent or patent rights of Analog Devices.
Trademarks and registered trademarks are the property of their respective owners.
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781.329.4700 www.analog.com
Fax: 781.461.3113 ©2012 Analog Devices, Inc. All rights reserved.
FEATURES
1.8 V supply operation
Military temperature range (−55°C to +125°C)
Controlled manufacturing baseline
Qualification data available on request
Low power: 110 mW per channel at 125 MSPS
SNR = 74 dB (to Nyquist)
SFDR = 90 dBc (to Nyquist)
DNL = ±0.8 LSB (typical); INL = ±2.0 LSB (typical)
Serial LVDS (ANSI-644, default) and low power, reduced signal
option (similar to IEEE 1596.3)
650 MHz full power analog bandwidth
2 V p-p input voltage range
Serial port control
Full chip and individual channel power-down modes
Flexible bit orientation
Built-in and custom digital test pattern generation
Multichip sync and clock divider
Programmable output clock and data alignment
Programmable output resolution
Standby mode
APPLICATIONS
Medical ultrasound
High speed imaging
Quadrature radio receivers
Diversity radio receivers
Test equipment
GENERAL DESCRIPTION
The AD9253-EP is a quad, 14-bit, 125 MSPS analog-to-digital
converter (ADC) with an on-chip, sample-and-hold circuit
designed for low cost, low power, small size, and ease of use.
The product operates at a conversion rate of up to 125 MSPS
and is optimized for outstanding dynamic performance and
low power in applications where a small package size is critical.
The ADC requires a single 1.8 V power supply and LVPECL-/
CMOS-/LVDS-compatible sample rate clock for full performance
operation. No external reference or driver components are required
for many applications.
The ADC automatically multiplies the sample rate clock for the
appropriate LVDS serial data rate. A data clock output (DCO) for
capturing data on the output and a frame clock output (FCO)
for signaling a new output byte are provided. Individual channel
power-down is supported and typically consumes less than 2 mW
when all channels are disabled. The ADC contains several features
FUNCTIONAL BLOCK DIAGRAM
Figure 1.
designed to maximize flexibility and minimize system cost, such as
programmable output clock and data alignment and digital test
pattern generation. The available digital test patterns include
built-in deterministic and pseudorandom patterns, along with
custom user-defined test patterns entered via the serial port
interface (SPI).
The AD9253-EP is available in a RoHS-compliant, 48-lead LFCSP
and is specified over an extended temperature range of −55°C to
+125°C. This product is protected by a U.S. patent. Additional
application and technical information can be found in the AD9253
data sheet.
PRODUCT HIGHLIGHTS
1. Small Footprint. Four ADCs are contained in a small, space-
saving package.
2. Low power of 110 mW/channel at 125 MSPS with scalable
power options.
3. Ease of Use. A DCO operates at frequencies of up to 500 MHz
and supports double data rate (DDR) operation.
4. User Flexibility. The SPI control offers a wide range of
flexible features to meet specific system requirements.
AD9253-EP
10065-001
A
VDD PDWN DRVDD
REF
SELECT
VIN–A
VIN+A
VIN–B
VIN+B
VIN–D
VIN+D
VIN–C
VIN+C
SENSE
AGND
SYNC
VCM
VREF
D0–A
D0+A
D0–B
D0+B
D1–B
D1+B
D1–C
D1+C
D0–C
D0+C
D1–D
D1+D
DCO–
DCO+
D0–D
D0+D
FCO–
FCO+
D1–A
D1+A
CLK+
CLK
CSB
SDIO/OLM
SCLK/DTP
RBIAS
PIPELINE
ADC
PIPELINE
ADC
PIPELINE
ADC
SERIAL
LVDS
DIGITAL
SERIALIZER
DIGITAL
SERIALIZER
DIGITAL
SERIALIZER
DIGITAL
SERIALIZER
CLOCK
MANAGEMENT
SERIAL PORT
INTERFACE
SERIAL
LVDS
SERIAL
LVDS
SERIAL
LVDS
SERIAL
LVDS
SERIAL
LVDS
SERIAL
LVDS
SERIAL
LVDS
PIPELINE
ADC
14
14
14
14
1V
AD9253-EP Preliminary Technical Data
Rev. PrA | Page 2 of 12
TABLE OF CONTENTS
Features .............................................................................................. 1
Applications ....................................................................................... 1
General Description ......................................................................... 1
Functional Block Diagram .............................................................. 1
Product Highlights ........................................................................... 1
Revision History ............................................................................... 2
Specifications ..................................................................................... 3
DC Specifications ......................................................................... 3
AC Specifications .......................................................................... 4
Digital Specifications ....................................................................5
Switching Specifications ...............................................................6
Absolute Maximum Ratings ............................................................7
Thermal Resistance .......................................................................7
ESD Caution...................................................................................7
Pin Configuration and Function Descriptions ..............................8
Outline Dimensions ....................................................................... 10
Ordering Guide .......................................................................... 10
REVISION HISTORY
10/12—PrA: Initial Version
Preliminary Technical Data AD9253-EP
Rev. PrA | Page 3 of 12
SPECIFICATIONS
DC SPECIFICATIONS
AVDD = 1.8 V, DRVDD = 1.8 V, 2 V p-p differential input, 1.0 V internal reference, AIN = −1.0 dBFS, unless otherwise noted.
Table 1.
Parameter
1
Temp Min Typ Max Unit
RESOLUTION 14 Bits
ACCURACY
No Missing Codes Full Guaranteed
Offset Error Full −0.8 −0.3 +0.1 % FSR
Offset Matching Full −0.6 +0.2 +0.6 % FSR
Gain Error Full −12 −3 +2 % FSR
Gain Matching Full 1.1 1.6 % FSR
Differential Nonlinearity (DNL) Full −0.8
+1.9 LSB
25°C ±0.8
LSB
Integral Nonlinearity (INL) Full −4.5
+4.5 LSB
25°C ±2.0
LSB
TEMPERATURE DRIFT
Offset Error Full ±2 ppm/°C
INTERNAL VOLTAGE REFERENCE
Output Voltage (1 V Mode) Full 0.98 1.0 1.02 V
Load Regulation at 1.0 mA (V
REF
= 1 V) Full 2 mV
Input Resistance Full 7.5 kΩ
INPUT-REFERRED NOISE
V
REF
= 1.0 V 25°C 0.94 LSB rms
ANALOG INPUTS
Differential Input Voltage (V
REF
= 1 V) Full 2 V p-p
Common-Mode Voltage Full 0.9 V
Differential Input Resistance 5.2 kΩ
Differential Input Capacitance Full 3.5 pF
POWER SUPPLY
AVDD Full 1.7 1.8 1.9 V
DRVDD Full 1.7 1.8 1.9 V
I
AVDD
2
Full 183 205 mA
I
DRVDD
(ANSI-644 Mode)
2
Full 61 63 mA
I
DRVDD
(Reduced Range Mode)
2
25°C 53 mA
TOTAL POWER CONSUMPTION
DC Input Full 403
mW
Sine Wave Input (Four Channels Including Output Drivers ANSI-644 Mode) Full 440 480 mW
Sine Wave Input (Four Channels Including Output Drivers Reduced Range Mode) 25°C 425 mW
Power-Down Mode Full 2 mW
Standby Mode
3
Full 235 mW
1
See the AN-835 Application Note, Understanding High Speed ADC Testing and Evaluation, for definitions and for details on how these tests were completed.
2
Measured with a low input frequency, full-scale sine wave on all four channels.
3
It can be controlled via the SPI.

AD9253TCPZR7-125EP

Mfr. #:
Manufacturer:
Analog Devices Inc.
Description:
Analog to Digital Converters - ADC IC 14 Bit 125Msps Quad
Lifecycle:
New from this manufacturer.
Delivery:
DHL FedEx Ups TNT EMS
Payment:
T/T Paypal Visa MoneyGram Western Union

Products related to this Datasheet