OMO ElectronicOMO Electronic
Expand menu
Hello, Sign inMy Account
0 Cart

853S006AGILF

P1-P3P4-P6P7-P9P10-P12P13-P15P16-P18P19-P19
ICS853S006I Data Sheet LOW SKEW, 1-TO-6, DIFFERENTIAL-TO-2.5V, 3.3V LVPECL/ECL FANOUT BUFFER
ICS853S006AGI REVISION A NOVEMBER 15, 2011 16 ©2011 Integrated Device Technology, Inc.
3. Calculations and Equations.
The purpose of this section is to calculate the power dissipation for the LVPECL output pairs.
LVPECL output driver circuit and termination are shown in Figure 7.
Figure 7. LVPECL Driver Circuit and Termination
To calculate worst case power dissipation into the load, use the following equations which assume a 50Ω load, and a termination voltage of
V
CC
– 2V.
• For logic high, V
OUT
= V
OH_MAX
= V
CC_MAX
– 0.88V
(V
CC_MAX
– V
OH_MAX
) = 0.88V
• For logic low, V
OUT
= V
OL_MAX
= V
CC_MAX
– 1.62V
(V
CC_MAX
– V
OL_MAX
) = 1.62V
Pd_H is power dissipation when the output drives high.
Pd_L is the power dissipation when the output drives low.
Pd_H = [(V
OH_MAX
– (V
CC_MAX
– 2V))/R
L
] * (V
CC_MAX
– V
OH_MAX
) = [(2V – (V
CC_MAX
– V
OH_MAX
))/R
L
] * (V
CC_MAX
– V
OH_MAX
) =
[(2V – 0.88V)/50Ω] * 0.88V = 19.71mW
Pd_L = [(V
OL_MAX
– (V
CC_MAX
– 2V))/R
L
] * (V
CC_MAX
– V
OL_MAX
) = [(2V – (V
CC_MAX
– V
OL_MAX
))/R
L]
* (V
CC_MAX
– V
OL_MAX
) =
[(2V – 1.62V)/50Ω] * 1.62V = 12.31mW
Total Power Dissipation per output pair = Pd_H + Pd_L = 32.02mW
V
OUT
V
CC
V
CC
- 2V
Q1
RL
50Ω
ICS853S006I Data Sheet LOW SKEW, 1-TO-6, DIFFERENTIAL-TO-2.5V, 3.3V LVPECL/ECL FANOUT BUFFER
ICS853S006AGI REVISION A NOVEMBER 15, 2011 17 ©2011 Integrated Device Technology, Inc.
Reliability Information
Table 7. θ
JA
vs. Air Flow Table for a 20 Lead TSSOP
Transistor Count
The transistor count for ICS853S006I is: 332
This device is pin and functional compatible with and is the suggested replacement for the ICS853006.
Package Outline and Package Dimensions
Package Outline - G Suffix for 20 Lead TSSOP Table 8. Package Dimensions
Reference Document: JEDEC Publication 95, MO-153
θ
JA
by Velocity
Meters per Second 012.5
Multi-Layer PCB, JEDEC Standard Test Boards 92.1°C/W 86.5°C/W 83.0°C/W
All Dimensions in Millimeters
Symbol Minimum Maximum
N 20
A 1.20
A1 0.05 0.15
A2 0.80 1.05
b 0.19 0.30
c 0.09 0.20
D 6.40 6.60
E 6.40 Basic
E1 4.30 4.50
e 0.65 Basic
L 0.45 0.75
α 0° 8°
aaa 0.10
ICS853S006I Data Sheet LOW SKEW, 1-TO-6, DIFFERENTIAL-TO-2.5V, 3.3V LVPECL/ECL FANOUT BUFFER
ICS853S006AGI REVISION A NOVEMBER 15, 2011 18 ©2011 Integrated Device Technology, Inc.
Ordering Information
Table 9. Ordering Information
NOTE: Parts that are ordered with an “LF” suffix to the part number are the Pb-Free configuration and are RoHS compliant.
Part/Order Number Marking Package Shipping Packaging Temperature
853S006AGILF ICS53S006AIL 20 Lead TSSOP Tube -40°C to 85°C
853S006AGILFT ICS53S006AIL 20 Lead TSSOP 2500 Tape & Reel -40°C to 85°C
While the information presented herein has been checked for both accuracy and reliability, Integrated Device Technology (IDT) assumes no responsibility for either its use or for the
infringement of any patents or other rights of third parties, which would result from its use. No other circuits, patents, or licenses are implied. This product is intended for use in normal
commercial and industrial applications. Any other applications, such as those requiring high reliability or other extraordinary environmental requirements are not recommended without
additional processing by IDT. IDT reserves the right to change any circuitry or specifications without notice. IDT does not authorize or warrant any IDT product for use in life support
devices or critical medical instruments..
P1-P3P4-P6P7-P9P10-P12P13-P15P16-P18P19-P19

853S006AGILF

Mfr. #:
Buy 853S006AGILF
Manufacturer:
IDT
Description:
Clock Buffer SMALL SIGE ARRAY
Lifecycle:
New from this manufacturer.
Delivery:
DHL FedEx Ups TNT EMS
Payment:
T/T Paypal Visa MoneyGram Western Union

Products related to this Datasheet