ADuM3440/ADuM3441/ADuM3442 Data Sheet
Rev. D | Page 8 of 24
Parameter Symbol Min Typ Max Unit Test Conditions
150 Mbps
V
Supply Current I
5 V/3.3 V Operation 83 130 mA 75 MHz logic signal frequency
3.3 V/5 V Operation 40 66 mA 75 MHz logic signal frequency
V
Supply Current I
5 V/3.3 V Operation 40 66 mA 75 MHz logic signal frequency
3.3 V/5 V Operation 83 130 mA 75 MHz logic signal frequency
Input Currents I
IA
, I
IB
, I
IC
,
I
ID
, I
E1
, I
E2
−10 +0.01 +10 µA
0 ≤ V
IA
,V
IB
, V
IC
,V
ID
≤ V
DD1
or V
DD2
,
V
,V
V
or V
Logic High Input Threshold
5 V/3.3 V Operation 2.0 V
3.3 V/5 V Operation 1.6 V
Logic Low Input Threshold
V
, V
5 V/3.3 V Operation 0.8 V
Logic High Output Voltages V
OAH
, V
OBH
,
V
, V
(V
DD1
or
V
) − 0.1
(V
DD1
or
V
)
V I
Ox
= −20 µA, V
Ix
= V
IxH
(V
DD1
or
V
DD2
) − 0.4
(V
DD1
or
V
DD2
) − 0.2
V I
Ox
= −4 mA, V
Ix
= V
IxH
Logic Low Output Voltages
OAL
OBL
V
, V
Ox
Ix
IxL
0.04 0.1 V I
= 400 µA, V
= V
0.2 0.4 V I
= 4 mA, V
= V
Minimum Pulse Width
2
PW 6.67 ns C
L
= 15 pF, CMOS signal levels
Maximum Data Rate
150 Mbps C
= 15 pF, CMOS signal levels
Propagation Delay
4
t
, t
20 35 ns C
= 15 pF, CMOS signal levels
Pulse Width Distortion, |t
PLH
− t
PHL
|
PWD
0.5 2 ns C
L
= 15 pF, CMOS signal levels
Change vs. Temperature 3 ps/°C C
= 15 pF, CMOS signal levels
Propagation Delay Skew
5
t
15 ns C
= 15 pF, CMOS signal levels
Channel-to-Channel Matching,
Codirectional Channels
6
t
PSKCD
2 ns C
L
= 15 pF, CMOS signal levels
Channel-to-Channel Matching,
Opposing Directional Channels
5
t
PSKOD
5 ns C
L
= 15 pF, CMOS signal levels
For All Models
Output Disable Propagation Delay
(High/Low to High Impedance)
t
PHZ
, t
PLH
6 8 ns C
L
= 15 pF, CMOS signal levels
Output Enable Propagation Delay
(High Impedance to High/Low)
t
PZH
, t
PZL
6 8 ns C
L
= 15 pF, CMOS signal levels
Output Rise/Fall Time (10% to 90%)
t
R
/t
F
C
L
= 15 pF, CMOS signal levels
5 V/3 V Operation 3.0 ns
3 V/5 V Operation 2.5 ns
Common-Mode Transient Immunity
at Logic High Output
7
|CM
H
| 25 35 kV/µs V
Ix
= V
DD1
or V
DD2
, V
CM
= 1000 V,
transient magnitude = 800 V
Common-Mode Transient Immunity
at Logic Low Output
7
L
Ix
CM
transient magnitude = 800 V
Refresh Rate f
5 V/3.3 V Operation 1.2 Mbps
Input Dynamic Supply Current per Channel
8
I
DDI (D)
5 V/3.3 V Operation 0.196 mA/Mbps
3.3 V/5 V Operation 0.076 mA/Mbps
Output Dynamic Supply Current per Channel
8
I
DDO (D)
5 V/3.3 V Operation 0.028 mA/Mbps
3.3 V/5 V Operation 0.01 mA/Mbps