UBA20260 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2011. All rights reserved.
Product data sheet Rev. 2 — 10 October 2011 16 of 30
NXP Semiconductors
UBA20260
600 V driver IC for step dimmable CFLs
The capacitive mode sink current starts to discharge the capacitor/resistor circuitry on
the CI pin and as a result, gradually increases the half-bridge frequency. Discharging
continues for the remainder of the current switching cycle ensuring the total current on the
CI pin is equal to the sink current. If capacitive mode persists, the action is repeated until
capacitive mode is no longer detected. If capacitive mode is no longer detected, the OTA
takes over the regulation again.
If the conditions for capacitive mode persist, OTA regulates the system back to capacitive
mode and the protection takes over again. The system operates on the edge of capacitive
mode.
When in the boost and burn states, the half-bridge load is capacitive at higher
frequencies, CMP eventually drives the half-bridge to the maximum frequency f
bridge(max)
.
This causes the IC to enter Power-down mode.
7.5.5 Overtemperature protection
The OTP circuit is designed to prevent the device from overheating in hazardous
environments. The circuit is triggered when the temperature exceeds the maximum
temperature value T
j(otp)
. OTP changes the lamp current to the level equal to the V
otp(CSI)
level. This condition remains until the temperature decreases by 20 C=T
j(otp)hys
. After
this decrease in temperature, the lamp current level returns to the nominal level.
7.5.6 Power-down mode
Power-down mode is entered when:
• The overcurrent time exceeds the maximum overcurrent fault time t
fault(oc)
or if the
overcurrent occurs in more than half the number of cycles when V
th(CP)min
is reached
• If during boost or burn state, f
bridge(max)
is reached due to capacitive mode detection
• Two consecutive failed lamp ignition attempts
In Power-down mode, the oscillator is stopped, the HS transistor is non-conductive and
the LS transistor is conductive. The V
DD
supply is internally clamped. The circuit is
released from Power-down mode by lowering the low voltage supply below V
DD(rst)
(mains
switch reset).
An option is available which enables the IC to enter Power-down mode using external
logic. The external power-down option is only available when the IC is in the boost or burn
state. The CP pin is used to enable the external power-down option. When the CP pin is
connected using a 10 k resistor to the PGND pin or the SGND pin, V
CP
is pulled below
V
th(pd)CP
. The IC then enters Power-down mode.
Remark: Do not connect the CP pin directly to pins PGND or SGND. Always connect in
series to pins PGND or SGND with a 10 k resistor. This action avoids the IC being not
starting up because of excessive currents flowing during the reset and start-up states.