M2004-02/-12 Datasheet Rev 1.3 Revised 17Dec2004
Integrated Circuit Systems, Inc. ● Communications Modules ● www.icst.com ● tel (508) 852-5400
M2004-02/-12
FREQUENCY TRANSLATION PLL
Integrated
Circuit
Systems, Inc.
Product Data Sheet
GENERAL DESCRIPTION
The M2004 variants -02 and -12 are VCSO (Voltage
Controlled SAW Oscillator) based
clock generator PLLs designed for
clock frequency translation and jitter
attenuation in a high-speed data
communications system. The clock
multiplication ratio and output
divider ratio are pin selectable.
External loop components allow the tailoring of PLL
loop response. The M2004-12 adds Hitless Switching
with Phase Build-out (HS/PBO) to ensure that reference
clock reselection does not disrupt the output clock.
Also read about device variants -22, -32, -42, and
-52 in the M2004-x2 Preliminary Information sheet.
FEATURES
◆ Ideal for OC-48/192 data clock
◆ Integrated SAW (surface acoustic wave) delay line
◆ VCSO frequency from 300 to 700MHz
(Specify VCSO center frequency at time of order)
◆ Low phase jitter of < 0.5ps rms, typical (12kHz to
20MHz or 50kHz to 80MHz)
◆ Pin-selectable configuration
◆ The M2004-12 adds Hitless Switching with Phase
Build-out (HS/PBO) to ensure SONET/SDH MTIE and
TDEV compliance during reference clock reselection
◆ Reference clock inputs support differential LVDS,
LVPECL, as well as single-ended LVCMOS, LVTTL
◆ Industrial temperature available
◆ Single 3.3V power supply
◆ Small 9 x 9 mm SMT (surface mount) package
PIN ASSIGNMENT (9 x 9 mm SMT)
Figure 1: Pin Assignment
SIMPLIFIED BLOCK DIAGRAM
Figure 2: Simplified Block Diagram
Example Input / Output Frequency Combinations
Input Clock
(MHz)
VCSO
1
Freq (MHz)
Note 1: Specify VCSO center frequency at time of order
Output
Freq (MHz)
Application
19.44
622.08
77.76
OC-12 / 48 /192
38.80 155.52
77.76 311.04
155.52 622.08
25.00 625.00 156.25 Gigabit Ethernet
Table 1: Example Input / Output Frequency Combinations
M2004-02
M2004-12
(Top View)
18
17
16
15
14
13
12
11
10
28
29
30
31
32
33
34
35
36
1
2
3
4
5
6
7
8
9
M0
GND
REF_CLK
DIF_REF
nDIF_REF
REF_SEL
NC
NC
VCC
NC
MR
nFOUT
FOUT
GND
N1
N0
VCC
GND
M1
M2
M3
M4
M5
VCC
DNC
DNC
DNC
nOP_IN
OP_OUT
VC
nVC
nOP_OUT
OP_IN
GND
GND
GND
19
20
21
22
23
24
25
26
27
REF_SEL
DIF_REF
REF_CLK
0
M2004-02/-12
FOUT
nFOUT
M Divider
N Divider
VCSO
1
6
M5:0 N1:0
2
MR
nDIF_REF
Loop
Filter
M2004-02/-12 Frequency Translation PLL