AD9200
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781/329-4700 World Wide Web Site: http://www.analog.com
Fax: 781/326-8703 © Analog Devices, Inc., 1999
REV. E
Information furnished by Analog Devices is believed to be accurate and
reliable. However, no responsibility is assumed by Analog Devices for its
use, nor for any infringements of patents or other rights of third parties
which may result from its use. No license is granted by implication or
otherwise under any patent or patent rights of Analog Devices.
a
Complete 10-Bit, 20 MSPS, 80 mW
CMOS A/D Converter
FUNCTIONAL BLOCK DIAGRAM
A/D
A/D
AIN
REFTF
REFBF
REFSENSE
OTR
D9
(MSB)
D0
(LSB)
VREF
DRVDDAVDDCLK
DRVSS
AD9200
SHA
SHA SHAGAIN SHA GAINGAIN
D/A A/D
D/A
A/D
D/A
CORRECTION LOGIC
OUTPUT BUFFERS
REFTS
1V
AVSS
REFBS
THREE-
STATE
MODE
STBY
CLAMP
CLAMP
IN
SHA GAIN
A/D
D/A
FEATURES
CMOS 10-Bit, 20 MSPS Sampling A/D Converter
Pin-Compatible with AD876
Power Dissipation: 80 mW (3 V Supply)
Operation Between 2.7 V and 5.5 V Supply
Differential Nonlinearity: 0.5 LSB
Power-Down (Sleep) Mode
Three-State Outputs
Out-of-Range Indicator
Built-In Clamp Function (DC Restore)
Adjustable On-Chip Voltage Reference
IF Undersampling to 135 MHz
PRODUCT DESCRIPTION
The AD9200 is a monolithic, single supply, 10-bit, 20 MSPS
analog-to-digital converter with an on-chip sample-and-hold
amplifier and voltage reference. The AD9200 uses a multistage
differential pipeline architecture at 20 MSPS data rates and
guarantees no missing codes over the full operating temperature
range.
The input of the AD9200 has been designed to ease the devel-
opment of both imaging and communications systems. The user
can select a variety of input ranges and offsets and can drive the
input either single-ended or differentially.
The sample-and-hold (SHA) amplifier is equally suited for both
multiplexed systems that switch full-scale voltage levels in suc-
cessive channels and sampling single-channel inputs at frequen-
cies up to and beyond the Nyquist rate. AC coupled input
signals can be shifted to a predetermined level, with an onboard
clamp circuit (AD9200ARS, AD9200KST). The dynamic per-
formance is excellent.
The AD9200 has an onboard programmable reference. An
external reference can also be chosen to suit the dc accuracy and
temperature drift requirements of the application.
A single clock input is used to control all internal conversion
cycles. The digital output data is presented in straight binary
output format. An out-of-range signal (OTR) indicates an over-
flow condition which can be used with the most significant bit
to determine low or high overflow.
The AD9200 can operate with supply range from 2.7 V to
5.5 V, ideally suiting it for low power operation in high speed
portable applications.
The AD9200 is specified over the industrial (–40°C to +85°C)
and commercial (0°C to +70°C) temperature ranges.
PRODUCT HIGHLIGHTS
Low Power
The AD9200 consumes 80 mW on a 3 V supply (excluding the
reference power). In sleep mode, power is reduced to below
5 mW.
Very Small Package
The AD9200 is available in both a 28-lead SSOP and 48-lead
LQFP packages.
Pin Compatible with AD876
The AD9200 is pin compatible with the AD876, allowing older
designs to migrate to lower supply voltages.
300 MHz On-Board Sample-and-Hold
The versatile SHA input can be configured for either single-
ended or differential inputs.
Out-of-Range Indicator
The OTR output bit indicates when the input signal is beyond
the AD9200’s input range.
Built-In Clamp Function
Allows dc restoration of video signals with AD9200ARS and
AD9200KST.
AD9200* PRODUCT PAGE QUICK LINKS
Last Content Update: 02/23/2017
COMPARABLE PARTS
View a parametric search of comparable parts.
DOCUMENTATION
Application Notes
AN-282: Fundamentals of Sampled Data Systems
AN-302: Exploit Digital Advantages in an SSB Receiver
AN-345: Grounding for Low-and-High-Frequency Circuits
AN-501: Aperture Uncertainty and ADC System
Performance
AN-715: A First Approach to IBIS Models: What They Are
and How They Are Generated
AN-737: How ADIsimADC Models an ADC
AN-741: Little Known Characteristics of Phase Noise
AN-756: Sampled Systems and the Effects of Clock Phase
Noise and Jitter
AN-835: Understanding High Speed ADC Testing and
Evaluation
AN-905: Visual Analog Converter Evaluation Tool Version
1.0 User Manual
AN-935: Designing an ADC Transformer-Coupled Front
End
Data Sheet
AD9200: Complete 10-Bit, 20 MSPS, 80mW CMOS A/D
Converter Data Sheet
TOOLS AND SIMULATIONS
Visual Analog
REFERENCE MATERIALS
Technical Articles
Correlating High-Speed ADC Performance to Multicarrier
3G Requirements
DNL and Some of its Effects on Converter Performance
MS-2210: Designing Power Supplies for High Speed ADC
DESIGN RESOURCES
AD9200 Material Declaration
PCN-PDN Information
Quality And Reliability
Symbols and Footprints
DISCUSSIONS
View all AD9200 EngineerZone Discussions.
SAMPLE AND BUY
Visit the product page to see pricing options.
TECHNICAL SUPPORT
Submit a technical question or find your regional support
number.
DOCUMENT FEEDBACK
Submit feedback for this data sheet.
This page is dynamically generated by Analog Devices, Inc., and inserted into this data sheet. A dynamic change to the content on this page will not
trigger a change to either the revision number or the content of the product data sheet. This dynamic page may be frequently modified.
–2–
REV. E
AD9200–SPECIFICATIONS
(AVDD = +3 V, DRVDD = +3 V, F
S
= 20 MHz (50% Duty Cycle), MODE = AVDD, 2 V Input
Span from 0.5 V to 2.5 V, External Reference, T
MIN
to T
MAX
unless otherwise noted)
Parameter Symbol Min Typ Max Units Condition
RESOLUTION 10 Bits
CONVERSION RATE F
S
20 MHz
DC ACCURACY
Differential Nonlinearity DNL ±0.5 ±1 LSB REFTS = 2.5 V, REFBS = 0.5 V
Integral Nonlinearity INL ±0.75 ±2 LSB
Offset Error E
ZS
0.4 1.2 % FSR
Gain Error E
FS
1.4 3.5 % FSR
REFERENCE VOLTAGES
Top Reference Voltage REFTS 1 AVDD V
Bottom Reference Voltage REFBS GND AVDD – 1 V
Differential Reference Voltage 2 V p-p
Reference Input Resistance
1
10 k REFTS, REFBS: MODE = AVDD
4.2 k Between REFTF and REFBF: MODE = AVSS
ANALOG INPUT
Input Voltage Range AIN REFBS REFTS V REFBS Min = GND: REFTS Max = AVDD
Input Capacitance C
IN
1 pF Switched
Aperture Delay t
AP
4ns
Aperture Uncertainty (Jitter) t
AJ
2ps
Input Bandwidth (–3 dB) BW
Full Power (0 dB) 300 MHz
DC Leakage Current 23 µA Input = ±FS
INTERNAL REFERENCE
Output Voltage (1 V Mode) VREF 1 V REFSENSE = VREF
Output Voltage Tolerance (1 V Mode) ±10 ±25 mV
Output Voltage (2 V Mode) VREF 2 V REFSENSE = GND
Load Regulation (1 V Mode) 0.5 2 mV 1 mA Load Current
POWER SUPPLY
Operating Voltage AVDD 2.7 3 5.5 V
DRVDD 2.7 3 5.5 V
Supply Current IAVDD 26.6 33.3 mA AVDD = 3 V, MODE = AVSS
Power Consumption P
D
80 100 mW AVDD = DRVDD = 3 V, MODE = AVSS
Power-Down 4 mW STBY = AVDD, MODE and CLOCK =
AVSS
Gain Error Power Supply Rejection PSRR 1 % FS
DYNAMIC PERFORMANCE (AIN = 0.5 dBFS)
Signal-to-Noise and Distortion SINAD
f = 3.58 MHz 54.5 57 dB
f = 10 MHz 54 dB
Effective Bits
f = 3.58 MHz 9.1 Bits
f = 10 MHz 8.6 Bits
Signal-to-Noise SNR
f = 3.58 MHz 55 57 dB
f = 10 MHz 56 dB
Total Harmonic Distortion THD
f = 3.58 MHz –59 –66 dB
f = 10 MHz –58 dB
Spurious Free Dynamic Range SFDR
f = 3.58 MHz –61 –69 dB
f = 10 MHz –61 dB
Two-Tone Intermodulation
Distortion IMD 68 dB f = 44.49 MHz and 45.52 MHz
Differential Phase DP 0.1 Degree NTSC 40 IRE Mod Ramp
Differential Gain DG 0.05 %

AD9200JRSZ

Mfr. #:
Manufacturer:
Analog Devices Inc.
Description:
Analog to Digital Converters - ADC 10B 20MSPS 80mW CMOS
Lifecycle:
New from this manufacturer.
Delivery:
DHL FedEx Ups TNT EMS
Payment:
T/T Paypal Visa MoneyGram Western Union

Products related to this Datasheet