ADM1034
http://onsemi.com
31
Table 43. REGISTER 0X07, FAN BEHAVIOR REGISTER, POWER-ON DEFAULT 0X09, LOCK = Y, S/W RESET = Y
Bit Name R/W Description
7 Fan 2 Off R/W Set this bit to 1 to switch off Fan 2
6 Fan 1 Off R/W Set this bit to 1 to switch off Fan 1
5 Res R Reserved
4 Res R Reserved
<3:2> DRIVE2 BHVR R/W These bits determine which temperature source controls the DRIVE2 output
00 = Local temperature controls DRIVE2
01 = Remote 1 temperature controls DRIVE2
10 = Remote 2 temperature controls DRIVE2
11 = DRIVE2 full speed
<1:0> DRIVE1 BHVR R/W These bits determine which temperature source controls the DRIVE1 output
00 = Local temperature controls DRIVE1
01 = Remote 1 temperature controls DRIVE1
10 = Remote 2 temperature controls DRIVE1
11 = DRIVE1 full speed
Table 44. REGISTER 0X08, MASK REGISTER 1, POWER-ON DEFAULT 0X52, LOCK = N, S/W RESET = Y
Bit Name R/W Description
7 Local High R/W A 1 disables the corresponding interrupt status bit from causing the interrupt output to
be set. The status bit is not affected. Default = 0.
6 Local Low R/W A 1 disables the corresponding interrupt status bit from causing the interrupt output to
be set. The status bit is not affected. Default = 1.
5 Remote 1 High R/W A 1 disables the corresponding interrupt status bit from causing the interrupt output to
be set. The status bit is not affected. Default = 0.
4 Remote 1 Low R/W A 1 disables the corresponding interrupt status bit from causing the interrupt output to
be set. The status bit is not affected. Default = 1.
3 Remote 1 Diode Error R/W A 1 disables the corresponding interrupt status bit from causing the interrupt output to
be set. The status bit is not affected. Default = 0.
2 Remote 2 High R/W A 1 disables the corresponding interrupt status bit from causing the interrupt output to
be set. The status bit is not affected. Default = 0.
1 Remote 2 Low R/W A 1 disables the corresponding interrupt status bit from causing the interrupt output to
be set. The status bit is not affected. Default = 1.
0 Remote 2 Diode Error R/W A 1 disables the corresponding interrupt status bit from causing the interrupt output to
be set. The status bit is not affected. Default = 0.
Table 45. REGISTER 0X09, MASK REGISTER 2, POWER-ON DEFAULT 0X18, LOCK = N, S/W RESET = Y
Bit Name R/W Description
<7:5> Unused R Unused
4 THERM % R/W A 1 disables the corresponding interrupt status bit, preventing it from causing the
interrupt output. The status bit is not affected. Default = 1.
3 THERM Assert R/W A 1 disables the corresponding interrupt status bit, preventing it from causing the
interrupt output. The status bit is not affected. Default = 0.
2 THERM_State R/W A 1 disables the corresponding interrupt status bit, preventing it from causing the
interrupt output. The status bit is not affected. Default = 0. This bit has no effect in
ALERT comparator mode, because the corresponding status bit does not generate an
ALERT
in that mode.
<1:0> Unused R Unused
ADM1034
http://onsemi.com
32
Table 46. REGISTER 0X0A, MASK REGISTER 3, POWER-ON DEFAULT 0X00, LOCK = N, S/W RESET = Y
Bit Name R/W Description
7 Fan 1 Stalled R/W A 1 disables the corresponding interrupt status bit, preventing it from causing the
interrupt output. The status bit is not affected. Default = 0.
6 Fan Alarm Speed R/W A 1 disables the corresponding interrupt status bit, preventing it from causing the
interrupt output. The status bit is not affected. Default = 0.
5 Fan 2 Stalled R/W A 1 disables the corresponding interrupt status bit, preventing it from causing the
interrupt output. The status bit is not affected. Default = 0.
4 Reserved R Reserved. Default = 0.
3 Reserved R Reserved. Default = 0.
2 Reserved R Reserved. Default = 0.
1 Reserved R Reserved. Default = 0.
0 Reserved R Reserved. Default = 0.
Table 47. REGISTER 0X0B, LOCAL HIGH LIMIT, POWER-ON DEFAULT 0X8B, LOCK = N, S/W RESET = N
Bit Name R/W Description
<7:0> Local High Limit R/W When the local temperature exceeds this temperature, the corresponding interrupt
status bit is set.
Table 48. REGISTER 0X0C, LOCAL LOW LIMIT, POWER-ON DEFAULT 0X54, LOCK = N, S/W RESET = N
Bit Name R/W Description
<7:0> Local Low Limit R/W When the local temperature falls below this temperature, the corresponding interrupt
status bit is set.
Table 49. REGISTER 0X0D, LOCAL THERM LIMIT, POWER-ON DEFAULT 0X95, LOCK = Y, S/W RESET = Y
Bit Name R/W Description
<7:0> Local THERM Limit R/W When the local temperature exceeds this temperature, the corresponding status bit is
set and the THERM
output is activated.
Table 50. REGISTER 0X0E, REMOTE 1 HIGH LIMIT, POWER-ON DEFAULT 0X8B, LOCK = N, S/W RESET = N
Bit Name R/W Description
<7:0> Remote 1 High Limit R/W When the Remote 1 temperature exceeds this temperature, the corresponding interrupt
status bit is set.
Table 51. REGISTER 0X0F, REMOTE 1 LOW LIMIT, POWER-ON DEFAULT 0X54, LOCK = N, S/W RESET = N
Bit Name R/W Description
<7:0> Remote 1 Low Limit R/W When the Remote 1 temperature falls below this temperature, the corresponding
interrupt status bit is set.
Table 52. REGISTER 0X10, REMOTE 1 THERM LIMIT, POWER-ON DEFAULT 0X95, LOCK = Y, S/W RESET = N
Bit Name R/W Description
<7:0> Remote 1 THERM
Limit
R/W When the Remote 1 temperature exceeds this temperature, the corresponding status bit
is set and the THERM
output is activated.
Table 53. REGISTER 0X11, REMOTE 2 HIGH LIMIT, POWER-ON DEFAULT 0X8B, LOCK = N, S/W RESET = N
Bit Name R/W Description
<7:0> Remote 2 High Limit R/W When the Remote 2 temperature exceeds this temperature, the corresponding interrupt
status bit is set.
ADM1034
http://onsemi.com
33
Table 54. REGISTER 0X12, REMOTE 2 LOW LIMIT, POWER-ON DEFAULT 0X54, LOCK = N, S/W RESET = N
Bit Name R/W Description
<7:0> Remote 2 Low Limit R/W When the Remote 2 temperature falls below this temperature, the corresponding
interrupt status bit is set.
Table 55. REGISTER 0X13, REMOTE 2 THERM LIMIT, POWER-ON DEFAULT 0X95, LOCK = Y, S/W RESET = N
Bit Name R/W Description
<7:0> Remote 2 THERM
Limit
R/W When the Remote 2 temperature exceeds this temperature, the corresponding status bit
is set and the THERM
output is activated.
Table 56. REGISTER 0X16, LOCAL OFFSET REGISTER, POWER-ON DEFAULT 0X00, LOCK = Y, S/W RESET = N
Bit Name R/W Description
<7:0> Local Offset R/W Allows a twos compliment offset to be automatically added to or subtracted from the
local temperature measurement. Resolution = 0.125C. Maximum offset from 16C to
+15.875C. Default = 0.
Table 57. REGISTER 0X17, REMOTE 1 OFFSET REGISTER, POWER-ON DEFAULT 0X00, LOCK = Y, S/W RESET = N
Bit Name R/W Description
<7:0> Remote 1 Offset R/W Allows a twos compliment offset to be automatically added to or subtracted from the
Remote 1 temperature measurement. Resolution = 0.125C.
Maximum offset from 16C to +15.875C. Default = 0.
Table 58. REGISTER 0X18, REMOTE 2 OFFSET REGISTER, POWER-ON DEFAULT 0X00, LOCK = Y, S/W RESET = N
Bit Name R/W Description
<7:0> Remote 2 Offset R/W Allows a twos compliment offset to be automatically added to or subtracted from the
Remote 2 temperature measurement. Resolution = 0.125C.
Maximum offset from 16C to +15.875C. Default = 0.
Table 59. REGISTER 0X19, THERM TIMER % LIMIT, POWER-ON DEFAULT 0XFF, LOCK = Y, S/W RESET = N
Bit Name R/W Description
<7:0> THERM Timer on%
Limit
R/W If the THERM is asserted for greater than this limit on the time window, the
corresponding status bit is set.
Table 60. REGISTER 0X1A, THERM HYSTERESIS, POWER-ON DEFAULT 0X05, LOCK = Y, S/W RESET = N
Bit Name R/W Description
<7:4> Reserved R Reserved
<3:0> THERM Hysteresis R/W An unsigned THERM hysteresis value, LSB = 1C. Once THERM has been activated
on a temperature channel, the THERM
limit – hysteresis is deactivated if the
temperature drops below THERM.

ADM1034ARQ-REEL7

Mfr. #:
Manufacturer:
ON Semiconductor
Description:
IC THERM/FAN SPEED CTRLR 16-QSOP
Lifecycle:
New from this manufacturer.
Delivery:
DHL FedEx Ups TNT EMS
Payment:
T/T Paypal Visa MoneyGram Western Union