74HC161 All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2017. All rights reserved.
Product data sheet Rev. 3 — 4 January 2017 12 of 20
NXP Semiconductors
74HC161
Presettable synchronous 4-bit binary counter; asynchronous reset
The shaded areas indicate when the input is permitted to change for predictable output performance.
Measurement points are given in Table 8
.
Fig 12. The data input (Dn) and parallel enable input (PE) set-up and hold times
DDD
3(LQSXW
*1'
9
,
*1'
9
,
&3
LQSXW
9
0
W
VX
W
K
9
0
'QLQSXW
*1'
9
,
9
0
W
VX
W
K
W
VX
W
K
W
VX
W
K
The shaded areas indicate when the input is permitted to change for predictable output performance.
Measurement points are given in Table 8
.
Fig 13. The count enable input (CEP) and count enable carry input (CET) set-up and hold times
&3
LQSXW
*1'
9
,
DDD
&(3
&(7
LQSXW
*1'
9
,
9
0
9
0
W
K
W
K
W
VX
W
VX
Table 8. Measurement points
Input Output
V
M
V
I
V
M
0.5 V
CC
GND to V
CC
0.5 V
CC
74HC161 All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2017. All rights reserved.
Product data sheet Rev. 3 — 4 January 2017 13 of 20
NXP Semiconductors
74HC161
Presettable synchronous 4-bit binary counter; asynchronous reset
Test data is given in Table 9.
Test circuit definitions:
R
T
= Termination resistance should be equal to output impedance Z
o
of the pulse generator
C
L
= Load capacitance including jig and probe capacitance
R
L
= Load resistance.
S1 = Test selection switch
Fig 14. Test circuit for measuring switching times
9
0
9
0
W
:
W
:


9
9
,
9
,
QHJDWLYH
SXOVH
SRVLWLYH
SXOVH
9
9
0
9
0


W
I
W
U
W
U
W
I
DDG
'87
9
&&
9
&&
9
,
9
2
5
7
5
/
6
&
/
RSHQ
*
Table 9. Test data
Input Load S1 position
V
I
t
r
, t
f
C
L
R
L
t
PHL
, t
PLH
V
CC
6 ns 15 pF, 50 pF 1 k open
74HC161 All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2017. All rights reserved.
Product data sheet Rev. 3 — 4 January 2017 14 of 20
NXP Semiconductors
74HC161
Presettable synchronous 4-bit binary counter; asynchronous reset
12. Package outline
Fig 15. Package outline SOT109-1 (SO16)
;
Z 0
ș
$
$

$

E
S
'
+
(
/
S
4
GHWDLO;
(
=
H
F
/
Y 0
$
$

$




\
SLQLQGH[
81,7
$
PD[
$

$

$

E
S
F '

(
 
H +
(
/ /
S
4 =\ZY ș
5()(5(1&(6
287/,1(
9(56,21
(8523($1
352-(&7,21
,668('$7(
,(& -('(& -(,7$
PP
LQFKHV























R
R
 
',0(16,216LQFKGLPHQVLRQVDUHGHULYHGIURPWKHRULJLQDOPPGLPHQVLRQV
1RWH
3ODVWLFRUPHWDOSURWUXVLRQVRIPPLQFKPD[LPXPSHUVLGHDUHQRWLQFOXGHG


627


( 06

























 


  PP
VFDOH
62SODVWLFVPDOORXWOLQHSDFNDJHOHDGVERG\ZLGWKPP
627

74HC161D,653

Mfr. #:
Manufacturer:
Nexperia
Description:
Counter ICs SYNC 4-BIT BINARY COUNTER
Lifecycle:
New from this manufacturer.
Delivery:
DHL FedEx Ups TNT EMS
Payment:
T/T Paypal Visa MoneyGram Western Union