DC and AC parameters STM6502, STM6503, STM6504, STM6505
18/29 Doc ID 16101 Rev 6
Smart Reset inputs
V
IL
SR0, SR1, SRE input
voltage low
V
SS
–0.3
0.3
V
CC
V
V
IH
SR0, SR1, SRE input
voltage high
0.7
V
CC
5.5 V
I
LI(SR)
Input leakage current, SR
and SRE inputs
Option without internal pull-up resistor –1 +1 µA
I
LI(TSR)
Input leakage current, TSR
input
STM6503 and STM6504 only –5 +7 µA
R
PUI
Internal pull-up resistor,
input (optional - refer to
Table 12)
65 kΩ
t
DEBOUNCE
SRE input falling edge
debounce time
STM6504 only 240 360 480 ms
Smart Reset delay
t
SRC
(5)
Capacitor-programmable
Smart Reset setup time,
STM6502 and STM6505.
Refer to Ta ble 3 .
T
A
= 25 °C
10 x
C
SRC
(µF)
12.5 x
C
SRC
(µF)
15 x
C
SRC
(µF)
s
t
SRC
(5)
TSR pin-programmable
Smart Reset setup time,
STM6503 and STM6504.
TSR = V
SS
22.53s
TSR = floating
(6)
67.59s
TSR = V
CC
10 12.5 15 s
1. Valid for ambient operating temperature: T
A
= –40 to +85 °C; V
CC
= 1.0 to 5.5 V (except where noted).
2. Typical value is at 25 °C and V
CC
= 3.3 V unless otherwise noted.
3. For devices with V
RST
< 3.0 V.
4. Guaranteed by design.
5. Input glitch immunity is equal to t
SRC
(when both SR inputs are low, otherwise infinite). STM6502, STM6503, STM6505
only.
6. If left open, for improved system glitch immunity it is strongly recommended to connect a 0.1 µF decoupling ceramic
capacitor between the TSR and V
SS
pins.
Table 6. DC and AC characteristics (continued)
Symbol Parameter Test conditions
(1)
Min. Typ.
(2)
Max. Unit