STM6502, STM6503, STM6504, STM6505 Description
Doc ID 16101 Rev 6 5/29
1 Description
STM6502 has two combined Smart Reset inputs (SR0 and SR1) with delayed Smart Reset
setup time (t
SRC
) programmed by an external capacitor on the SRC pin.
STM6503 is similar to STM6502, has two combined delayed Smart Reset inputs (SR0
, SR1)
and three user-selectable delayed Smart Reset setup time (t
SRC
) options of 2 s, 6 s and 10
s through a three-state TSR input pin: when connected to ground, t
SRC
= 2 s; when left
open, t
SRC
= 6 s; when connected to V
CC
, t
SRC
= 10 s (all the times are minimum).
STM6504 has two independent Smart Reset inputs. SR0
provides the delayed Smart Reset
setup time (t
SRC
) function with three user-selectable t
SRC
options through a three-state TSR
input pin: when connected to ground, t
SRC
= 2 s; when left open, t
SRC
= 6 s; when
connected to V
CC
, t
SRC
= 10 s (all the times are minimum). SRE provides instant reset. SRE
is edge-triggered with a special debounce time (t
DEBOUNCE
= 240 ms min.) at the falling
edge after a valid reset period.
STM6505 has two combined delayed Smart Reset inputs (SR0
, SR1) and provides an
adjustable reset delay setup time via an external capacitor connected to the SRC pin.
The RST
output depends also on the V
CC
monitoring threshold. STM6505 also provides
independent low battery detect (BLD
) output controlled by the secondary external input
voltage V
BAT
. V
BAT
is monitored for low voltage and provides an indication on the battery low
detect output pin (BLD
). V
BAT
threshold is 1.25 V, fixed, and an external resistor divider is to
be used to set the actual battery voltage threshold. V
BAT
threshold hysteresis is 8 mV typ.
(16 mV max.). V
BAT
is voltage monitoring input only, the device is powered only from the
V
CC
pin; V
CC
must be ≥ 1.575 V for proper operation of the V
BAT
comparator.
1.1 Smart Reset devices
The Smart Reset device family STM65xx provides a useful feature that ensures inadvertent
short reset push-button closures do not cause system resets. This is done by implementing
extended Smart Reset input delay (t
SRC
). Once the valid Smart Reset input levels and setup
delay are met, the device generates an output reset pulse with user-programmable timeout
period (t
REC
).
The Smart Reset inputs can be also connected to the applications interrupt to allow the
control of both the interrupt pin and the hard reset functions. If the push-buttons are closed
for a short time, the processor is only interrupted. If the system still does not respond
properly, holding the push-buttons for the extended setup time (t
SRC
) causes hard reset of
the processor through the reset outputs. The Smart Reset feature helps significantly
increase system stability.
The STM65xx family of Smart Reset devices consists of low current microprocessor reset
circuits targeted at applications such as MP3 players, navigation, smartphones or mobile
phones; generally any application that requires delayed reset push-button(s) response for
improved system stability. The STM65xx devices feature single or dual Smart Reset inputs
(SR). The delayed Smart Reset setup time (t
SRC
) options of 2 s, 6 s and 10 s (all min.) are
adjustable by an external capacitor on the SRC pin or selectable by three-state logic. The
delayed setup period ignores switch closures shorter than t
SRC
, thus preventing unwanted
resets.