LTC4290/LTC4271
16
429071fb
For more information www.linear.com/LTC4290
PoE BASICS
Common Ethernet data connections consist of two or four
twisted pairs of copper wire (commonly known as CAT-5
cable), transformer-coupled at each end to avoid ground
loops. PoE systems take advantage of this coupling ar-
rangement by applying voltage between the center-taps
of the data transformers to transmit power from the PSE
to the PD without affecting data transmission. Figure 10
shows a high level PoE system schematic.
To avoid damaging legacy data equipment that does not
expect to see DC voltage, the PoE spec defines a protocol
that determines when the PSE may apply and remove
power. Valid PDs are required to have a specific 25k
common-mode resistance at their input. When such a PD
is connected to the cable, the PSE detects this signature
resistance and turns on the power. When the PD is later
disconnected, the PSE senses the open circuit and turns
power off. The PSE also turns off power in the event of a
current fault or short circuit.
When a PD is detected, the PSE optionally looks for a
classification signature that tells the PSE the maximum
power the PD will draw. The PSE can use this informa-
tion to allocate power among several ports, to police the
current consumption of the PD, or to reject a PD that will
APPLICATIONS INFORMATION
draw more power than the PSE has available. The clas-
sification step is optional; if a PSE chooses not to classify
a PD, it must assume that the PD is a 13W (full 802.3af
power) device.
New in 802.3at
The newer 802.3at standard supersedes 802.3af and brings
several new features:
A PD may draw as much as 25.5W. Such PDs (and the
PSEs that support them) are known as Type 2. Older
13W 802.3af equipment is classified as Type 1. Type 1
PDs will work with all PSEs; Type 2 PDs may require
Type 2 PSEs to work properly. The LTC4290/LTC4271
is designed to work in both Type 1 and Type 2 PSE de-
signs, and also supports non-standard configurations
at higher power levels.
The Classification protocol is expanded to allow Type
2 PSEs to detect Type 2 PDs, and to allow Type 2 PDs
to determine if they are connected to a Type 2 PSE.
Two versions of the new Classification protocol are
available: an expanded version of the 802.3af Class
Pulse protocol, and an alternate method integrated
with the existing LLDP protocol (using the Ethernet
Figure 10. Power Over Ethernet System Diagram
429071 F10
Tx
Rx
Rx
Tx
DATA PAIR
DATA PAIR
V
EE
GATE
SPARE PAIR
SPARE PAIR
1/8
LTC4290/LTC4271
AGND
I
2
C
–54V
CAT 5
20Ω MAX
ROUNDTRIP
0.05µF MAX
RJ45
4
5
4
5
1
2
1
2
3
6
3
6
7
8
7
8
RJ45
PSE PD
PWRGD
–54V
OUT
LTC4265
GND
DC/DC
CONVERTER
+
V
OUT
GND
–54V
IN
LTC4290/LTC4271
17
429071fb
For more information www.linear.com/LTC4290
data path). The LTC4290/LTC4271 fully supports the
new Class Pulse protocol and is also compatible with
the LLDP protocol (which is implemented in the data
communications layer, not in the PoE circuitry).
Fault protection current levels and timing are adjusted
to reduce peak power in the MOSFET during a fault;
this allows the new 25.5W power levels to be reached
using the same MOSFETs as older 13W designs.
Extended Power LTPoE
++
A-grade LTC4290/LTC4271 parts add the capability to
autonomously deliver up to 90W of power to the PD.
LTPoE
++
PDs may forgoe 802.3 LLDP support and rely
solely on the LTPoE
++
Physical Classification to negotiate
power with LTPoE
++
PSEs; this greatly simplifies high-
power PD
implementations.
LTPoE
++
may be optionally enabled for A-grade LTC4290/
LTC4271s by setting both the High Power Enable and
LTPoE
++
Enable bits.
The higher levels of LTPoE
++
delivery impose additional
layout and component selection constraints. LTC4290 pin
selects allow the AUTO pin mode LTC4271 to autonomously
power up to supported power levels. If the AUTO pin is
high, the XIO1 and XIO0 pins are sampled at reset to de-
termine the maximum deliverable power. PDs requesting
more than the available power limits are not powered.
Table 1. LTPoE
++
AUTO Pin Mode Maximum Delivered Power
Capabilities
POWER XIO1 XIO0
38.7W 0 0
52.7W 0 1
70W 1 0
90W 1 1
BACKWARD COMPATIBILITY
The LTC4290/LTC4271 chipset is designed to be back-
ward compatible with the LTC4266, operating in Type
2 mode, without software changes; only minor layout
changes are required to implement a fully compliant IEEE
802.3at design.
APPLICATIONS INFORMATION
Some LTC4266 registers have been obsoleted in the
LTC4290/LTC4271 chipset. The obsoleted registers are not
required for 802.3at compliant PSE operation. For more
details about software differences between the LTC4266
and LTC4290/LTC4271, refer to the LTC4271 Software
Programming document.
Operation with high power mode disabled is obsoleted in
the LTC4290/LTC4271 chipset. All operations previously
available in low power mode are fully implemented as a
subset of the high power mode capabilities.
OPERATING MODES
The LTC4290/LTC4271 includes eight independent ports,
each of which can operate in one of four modes: manual,
semi-auto, AUTO pin, or shutdown.
Table 2. Operating Modes
MODE
AUTO
PIN OPMD
DETECT/
CLASS POWER-UP
AUTOMATIC
I
CUT
/I
LIM
ASSIGNMENT
AUTO Pin 1 11b Enabled
at Reset
Automatically Yes
Reserved 0 11b N/A N/A N/A
Semi-auto 0 10b Host
Enabled
Upon
Request
No
Manual 0 01b Once
Upon
Request
Upon
Request
No
Shutdown 0 00b Disabled Disabled No
In manual mode, the port waits for instructions from the
host system before taking any action. It runs a single
detection or classification cycle when commanded to by
the host, and reports the result in its Port Status register.
The host system can command the port to turn on or off
the power at any time.
In semi-auto mode, the port repeatedly attempts to detect
and classify any PD attached to it. It reports the status of
these attempts back to the host, and waits for a command
from the host before turning on power to the port. The
host must enable detection (and optionally classification)
for the port before detection will start.
LTC4290/LTC4271
18
429071fb
For more information www.linear.com/LTC4290
AUTO pin mode operates the same as semi-auto mode
except it will automatically turn on the power to the port if
detection is successful. AUTO pin mode will autonomously
set the I
CUT
and I
LIM
values based on the class result. This
operational mode is only valid if the AUTO pin is high at
reset or power-up and remains high during operation.
In shutdown mode, the port is disabled and will not detect
or power a PD.
Regardless of which mode it is in, the LTC4290/LTC4271
will remove power automatically from any port that gener-
ates a current limit fault. It will also automatically remove
power from any port that generates a disconnect event if
disconnect detection is enabled. The host controller may
also command the port to remove power at any time.
Reset and the AUTO/MID Pins
The initial LTC4290/LTC4271 configuration depends on
the state of the AUTO and MID pins during reset. Reset
occurs at power-up, or whenever the RESET pin is pulled
low or the global Reset All bit is set. Changing the state of
AUTO or MID after power-up will not properly change the
port behavior of the LTC4290/LTC4271 until a reset occurs.
Although typically used with a host controller, the LTC4290/
LTC4271 can also be used in a standalone mode with no
connection to the serial interface. If there is no host pres-
ent, the AUTO pin must be tied high so that, at reset, all
ports will be configured to operate automatically. Each port
will detect and classify repeatedly until a PD is discovered,
set I
CUT
and I
LIM
according to the classification results,
apply power to valid PDs, and remove power when a PD
is disconnected.
Table 3 shows the I
CUT
and I
LIM
values that will be auto-
matically set in standalone (AUTO pin) mode, based on
the discovered class.
Table 3. I
CUT
and I
LIM
Values in Standalone Mode
CLASS I
CUT
I
LIM
Class 1 112mA 425mA
Class 2 206mA 425mA
Class 3 or 0 375mA 425mA
Class 4 638mA 850mA
APPLICATIONS INFORMATION
Figure 11. IEEE 802.3af Signature Resistance Ranges
The automatic setting of I
CUT
and I
LIM
values only occurs
if the LTC4290/LTC4271 is reset with the AUTO pin high.
If the standalone application is a midspan, the MID pin must
be tied high to enable correct midspan detection timing.
DETECTION
Detection Overview
To avoid damaging network devices that were not designed
to tolerate DC voltage, a PSE must determine whether the
connected device is a real PD before applying power. The
IEEE specification requires that a valid PD have a common-
mode resistance of 25k ±5% at any port voltage below
10V. The PSE must accept resistances that fall between
19k and 26.5k, and it must reject resistances above 33k
or below 15k (shaded regions in Figure 11). The PSE may
choose to accept or reject resistances in the undefined
areas between the must-accept and must-reject ranges. In
particular, the PSE must reject standard computer network
ports, many of which have 150Ω common-mode termina-
tion resistors that will be damaged if power is applied to
them (the black region at the left of Figure 11).
RESISTANCE
PD
PSE
10k
15k
429071 F11
19k 26.5k
26.25k23.75k
150Ω (NIC)
20k 30k
33k
4-Point Detection
The LTC4290/LTC4271 uses a 4-point detection method to
discover PDs. False-positive detections are minimized by
checking for signature resistance with both forced-current
and forced-voltage measurements.
Initially, two test currents are forced onto the port (via the
OUTn pin) and the resulting voltages are measured. The
detection circuitry subtracts the two V-I points to determine
the resistive slope while removing offset caused by series
diodes or leakage at the port (see Figure 12). If the forced-
current detection yields a valid signature resistance, two
test voltages are then forced onto the port and the result-
ing currents are measured and subtracted. Both methods

LTC4290AIUJ#PBF

Mfr. #:
Manufacturer:
Analog Devices Inc.
Description:
Power Switch ICs - POE / LAN LTPoE++ 90W 8-Port PSE Controller (Ethernet interface)
Lifecycle:
New from this manufacturer.
Delivery:
DHL FedEx Ups TNT EMS
Payment:
T/T Paypal Visa MoneyGram Western Union