OMO ElectronicOMO Electronic
Expand menu
Hello, Sign inMy Account
0 Cart

NCV7361AD

P1-P3P4-P6P7-P9P10-P12P13-P15P16-P18P19-P21P22-P24P25-P27
NCV7361A
http://onsemi.com
25
Connection to Flash−MCU
During programming of a flash MCU the NCV7361A
should be disconnected from the MCU. This can be done
by disconnecting the supply voltage of the NCV7361A or
by turning off the NCV7361A with the EN pin. A blocking
diode must be used between the MCU and the RxD pin to
avoid loading of the programming data.
The programming of the flash is also possible via the
LIN pin, if the MCU supports this kind of flash mode.
NCV7361A
V
OUT
RESET
TxD
RxD
+
mC
Figure 38. Example Circuitry for Connection of RxD to MCU for Flash Programming
47nF...100nF
Prog.−Data
0.7 V
V
high_RxD
> 4.7 V at V
DD
= 5 V
V
low_RxD
= 0.8 V
V
high
= 4 V at V
DD
= 5 V
10mF...47mF
Operating During Disturbance
Operating Without V
SUP
or GND
The BUS pin is designed for voltages of GND − 24 V up
to GND + 30 V. This prevents loss of communication
between other bus nodes with the loss of V
SUP
or loss of
GND. The BUS pin will remain at V
BAT
and current draw
will be minimal with the loss of GND or V
SUP
.
Short Circuit BUS to V
BAT
• Recessive LIN bus is blocked, no influence to the
NCV7361A
• Dominant Current limit, thermal shutdown of
NCV7361A if power dissipation raises T
J
Short Circuit BUS to GND
The LIN bus is blocked. There is no influence to the
NCV7361A.
Short Circuit TxD to GND
The LIN transceiver is permanent in the dominant state
as is the LIN bus. This state can only be detected from the
LIN controller. In this case the controller must switch−off
the LIN node via the EN input of the NCV7361A and look
for a recessive state. A thermal shutdown of NCV7361A
will appear if the thermal shutdown threshold is exceeded.
TxD Open
The internal pullup resistor forces the LIN node to the
recessive state. The communication between the other
bus−nodes will not be disturbed.
Short Circuit V
OUT
to GND
The V
OUT
pin is protected via a current limit. This state
is comparable with the behavior in the sleep mode.
Overload of V
OUT
Thermal Switch−Off
The power dissipation is increasing if the load current is
between I
VOUT_max
and I
LVOUT
. If the IC exceeds the
thermal shutdown threshold of > 155°C, the transceiver
will be switched off. The voltage regulator will also be
switched off and a reset signal is forced.
Overcurrent
If the current limit is active the voltage on V
OUT
drops
down. If this voltage is below the threshold V
RES,
a reset
will be forced.
Undervoltage V
SUP
, V
OUT
The reset circuit guarantees the correct behavior of the
driver during undervoltage. The BUS pin generates the
recessive state if V
OUT
< V
MRes
. The inputs EN and TxD
have pull−down and pull−up circuits respectively.
If V
MRes
v V
OUT
v 4.5 V the TxD signal is transmitted
to the bus. The receive mode is also active.
Short Circuit RxD, RESET to GND or V
OUT
Both outputs are short circuit proof to V
OUT
and ground.
NCV7361A
http://onsemi.com
26
ESD/EMC Remarks
General Remarks
Electronic semiconductor products are sensitive to
Electro Static Discharge (ESD). Always observe Electro
Static Discharge control procedures whenever handling
semiconductor products.
ESD Test
The NCV7361A is tested according to MIL883−3015.7
(Human Body Model).
EMC
The test on EMC impacts is done according to ISO
7637−1 for power supply pins and ISO 7637−3 for data and
signal pins.
POWER SUPPLY PIN V
SUP
Test Pulse Condition Duration
1 t
1
= 5.0 s/U
S
= −100 V/t
D
= 2.0 ms 5000 Pulses
2 t
1
= 0.5 s/U
S
= 100 V/t
D
= 0.05 ms 5000 Pulses
3a/b U
S
= −150 V/U
S
= 100 V
Burst 100 ns/10 ms/90 ms Break
1 h
5 R
i
= 0.5 W, t
D
= 400 ms
t
r
= 0.1 ms/U
P
+ U
S
= 40 V
10 Pulses Every 1 Min
DATA AND SIGNAL PINS EN, BUS
Test Pulse Condition Duration
1 t
1
= 5.0 s/U
S
= −100 V/t
D
= 2.0 ms 1000 Pulses
2 t
1
= 0.5 s/U
S
= 100 V/t
D
= 0.05 ms 1000 Pulses
3a/b U
S
= −150 V/U
S
= 100 V
Burst 100 ns/10 ms/90 ms Break
1000 Burst
NCV7361A
http://onsemi.com
27
PACKAGE DIMENSIONS
SOIC−8 NB
CASE 751−07
ISSUE AH
SEATING
PLANE
1
4
58
N
J
X 45
_
K
NOTES:
1. DIMENSIONING AND TOLERANCING PER
ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: MILLIMETER.
3. DIMENSION A AND B DO NOT INCLUDE
MOLD PROTRUSION.
4. MAXIMUM MOLD PROTRUSION 0.15 (0.006)
PER SIDE.
5. DIMENSION D DOES NOT INCLUDE DAMBAR
PROTRUSION. ALLOWABLE DAMBAR
PROTRUSION SHALL BE 0.127 (0.005) TOTAL
IN EXCESS OF THE D DIMENSION AT
MAXIMUM MATERIAL CONDITION.
6. 751−01 THRU 751−06 ARE OBSOLETE. NEW
STANDARD IS 751−07.
A
B
S
D
H
C
0.10 (0.004)
DIM
A
MIN MAX MIN MAX
INCHES
4.80 5.00 0.189 0.197
MILLIMETERS
B 3.80 4.00 0.150 0.157
C 1.35 1.75 0.053 0.069
D 0.33 0.51 0.013 0.020
G 1.27 BSC 0.050 BSC
H 0.10 0.25 0.004 0.010
J 0.19 0.25 0.007 0.010
K 0.40 1.27 0.016 0.050
M 0 8 0 8
N 0.25 0.50 0.010 0.020
S 5.80 6.20 0.228 0.244
−X−
−Y−
G
M
Y
M
0.25 (0.010)
−Z−
Y
M
0.25 (0.010) Z
S
X
S
M
____
1.52
0.060
7.0
0.275
0.6
0.024
1.270
0.050
4.0
0.155
ǒ
mm
inches
Ǔ
SCALE 6:1
*For additional information on our Pb−Free strategy and soldering
details, please download the ON Semiconductor Soldering and
Mounting Techniques Reference Manual, SOLDERRM/D.
SOLDERING FOOTPRINT*
ON Semiconductor and are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice
to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any
liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental
damages. “Typical” parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over
time. All operating parameters, including “Typicals” must be validated for each customer application by customer’s technical experts. SCILLC does not convey any license under
its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body,
or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death
may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees,
subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of
personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part.
SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.
NCV7361A/D
PUBLICATION ORDERING INFORMATION
N. American Technical Support: 800−282−9855 Toll Free
USA/Canada
Europe, Middle East and Africa Technical Support:
Phone: 421 33 790 2910
Japan Customer Focus Center
Phone: 81−3−5773−3850
LITERATURE FULFILLMENT:
Literature Distribution Center for ON Semiconductor
P.O. Box 5163, Denver, Colorado 80217 USA
Phone: 303−675−2175 or 800−344−3860 Toll Free USA/Canada
Fax: 303−675−2176 or 800−344−3867 Toll Free USA/Canada
Email: orderlit@onsemi.com
ON Semiconductor Website: www.onsemi.com
Order Literature: http://www.onsemi.com/orderlit
For additional information, please contact your loca
Sales Representative
P1-P3P4-P6P7-P9P10-P12P13-P15P16-P18P19-P21P22-P24P25-P27

NCV7361AD

Mfr. #:
Buy NCV7361AD
Manufacturer:
ON Semiconductor
Description:
LDO Voltage Regulators LDO REG w/Integrated
Lifecycle:
New from this manufacturer.
Delivery:
DHL FedEx Ups TNT EMS
Payment:
T/T Paypal Visa MoneyGram Western Union

Products related to this Datasheet