NCV890130
http://onsemi.com
10
TYPICAL CHARACTERISTICS CURVES
Figure 22. DRV Reset Threshold vs. Junction
Temperature
2.5
2.6
2.7
2.8
2.9
3.0
3.1
−50 −25 0 25 50 75 100 125 150
V
DRVSTT
. V
DRVSTP
, DRV RESET
THRESHOLDS (V)
T
J
. JUNCTION TEMPERATURE (°C)
Figure 23. DRV Current Limit vs. Junction
Temperature
V
DRVSTT
V
DRVSTP
21
22
23
24
25
26
27
28
29
30
−50 −25 0 25 50 75 100 125 150
I
DRVLIM
. DRV CURRENT LIMIT (mA)
20
25
30
35
40
45
50
55
−50 −25 0 25 50 75 100 125 150
V
SSEN
. OUTPUT PRECHARGE
DETECTOR THRESHOLD (V)
T
J
. JUNCTION TEMPERATURE (°C)
Figure 24. Output Precharge Detector
Threshold vs. Junction Temperature
T
J
. JUNCTION TEMPERATURE (°C)
NCV890130
http://onsemi.com
11
GENERAL INFORMATION
INPUT VOLTAGE
An Undervoltage Lockout (UVLO) circuit monitors the
input, and inhibits switching and resets the Soft−start circuit
if there is insufficient voltage for proper regulation. The
NCV890130 can regulate a 3.3 V output with input voltages
above 4.5 V and a 5.0 V output with an input above 6.5 V.
The NCV890130 automatically terminates switching if
input voltage exceeds V
OVSTP
(see Figure 25), and
withstands input voltages up to 45 V.
To limit the power lost in generating the drive voltage for
the Power Switch, the switching frequency is reduced by a
factor of 2 when the input voltage exceeds the V
IN
Frequency Foldback threshold V
FLDUP
(see Figure 25).
Frequency reduction is automatically terminated when the
input voltage drops back below the V
IN
Frequency Foldback
threshold V
FLDDN
.
4
18 20 36
VIN (V)
1
2
45
30
Figure 25. NCV890130 Switching Frequency
Reduction at High Input Voltage
Fsw
(MHz)
ENABLE
The NCV890130 is designed to accept either a logic level
signal or battery voltage as an Enable signal. EN low induces
a ’sleep mode’ which shuts off the regulator and minimizes
its supply current to a couple of mA typically (I
qSD
) by
disabling all functions. Upon enabling, voltage is
established at the DRV pin, followed by a soft−start of the
switching regulator output.
SOFT−START
Upon being enabled or released from a fault condition,
and after the DRV voltage is established, a soft−start circuit
ramps the switching regulator error amplifier reference
voltage to the final value. During soft−start, the average
switching frequency is lower than its normal mode value
(typically 2 MHz) until the output voltage approaches
regulation.
SLOPE COMPENSATION
A fixed slope compensation signal is generated internally
and added to the sensed current to avoid increased output
voltage ripple due to bifurcation of inductor ripple current
at duty cycles above 50%. The fixed amplitude of the slope
compensation signal requires the inductor to be greater than
a minimum value, depending on output voltage, in order to
avoid sub−harmonic oscillations. For 3.3 V and 5 V output
voltages, the recommended inductor value is 4.7 mH.
SHORT CIRCUIT FREQUENCY FOLDBACK
During severe output overloads or short circuits, the
NCV890130 automatically reduces its switching frequency.
This creates duty cycles small enough to limit the peak
current in the power components, while maintaining the
ability to automatically reestablish the output voltage if the
overload is removed. If the current is still too high after the
switching frequency folds back to 500 kHz, the regulator
enters an auto−recovery burst mode that further reduces the
dissipated power.
CURRENT LIMITING
Due to the ripple on the inductor current, the average
output current of a buck converter is lower than the peak
current setpoint of the regulator. Figure 26 shows − for a
4.7 mH inductor − how the variation of inductor peak current
with input voltage affects the maximum DC current the
NCV890130 can deliver to a load.
Figure 26. NCV890130 Load Current Capability
with 4.7 mH Inductor
0.6
0.7
0.8
0.9
1.0
1.1
1.2
1.3
1.4
0 5 10 15 20 25 30 35 40
INPUT VOLTAGE (V)
MINIMUM CURRENT LIMIT (A)
(5 V
OUT
)
(3.3 V
OUT
)
NCV890130
http://onsemi.com
12
BOOTSTRAP
At the DRV pin an internal regulator provides a
ground−referenced voltage to an external capacitor (C
DRV
),
to allow fast recharge of the external bootstrap capacitor
(C
BST
) used to supply power to the power switch gate driver.
If the voltage at the DRV pin goes below the DRV UVLO
Threshold V
DRVSTP
, switching is inhibited and the
Soft−start circuit is reset, until the DRV pin voltage goes
back up above V
DRVSTT
.
In order for the bootstrap capacitor to stay charged, the
Switch node needs to be pulled down to ground regularly. In
very light load condition, the NCV890130 skips switching
cycles to ensure the output voltage stays regulated. When the
skip cycle repetition frequency gets too low, the bootstrap
voltage collapses and the regulator stops switching.
Practically, this means that the NCV890130 needs a
minimum load to operate correctly. Figure 27 shows the
minimum current requirements for different input and
output voltages.
INPUT VOLTAGE (V)
9.28.27.26.25.24.2
0
10
20
30
40
50
MINIMUM OUTPUT CURRENT (mA)
Minimum Load 5 V Out
INPUT VOLTAGE (V)
7.26.76.25.75.24.74.2
0
2
4
8
12
14
MINIMUM OUTPUT CURRENT (mA)
Minimum Load 3.3 V Out
6
10
16
INPUT VOLTAGE (V)
7.26.76.25.24.74.2
0
4
8
12
16
20
MINIMUM OUTPUT CURRENT (mA)
Minimum Load 3.7 V Out
INPUT VOLTAGE (V)
10.28.26.24.2
0
5
10
25
35
45
MINIMUM OUTPUT CURRENT (mA)
Minimum Load 5.5 V Out
15
30
50
Figure 27. Minimum Load Current with Different Input and Output Voltages
L = 2.2 mH
L = 4.7 mH
L = 2.2 mH
L = 4.7 mH
5.7
2
6
10
14
18
L = 2.2 mH
L = 4.7 mH
L = 2.2 mH
L = 4.7 mH
20
40

NCV890130MWTXG

Mfr. #:
Manufacturer:
ON Semiconductor
Description:
Switching Voltage Regulators 1.2A 2MHz Automotive
Lifecycle:
New from this manufacturer.
Delivery:
DHL FedEx Ups TNT EMS
Payment:
T/T Paypal Visa MoneyGram Western Union

Products related to this Datasheet