8312AYILF Datasheet 8312AYILF, 8312AYILFT | P13-P15

8312I Datasheet

Application Information

Recommendations for Unused Input and Output Pins

Inputs:

LVCMOS Control Pins:

All control pins have internal pull-ups or pull-downs; additional

resistance is not required but can be added for additional

protection. A 1k resistor can be used.

Outputs:

LVCMOS Outputs:

All unused LVCMOS output can be left floating. There should be

no trace attached.

8312I Datasheet

Reliability Information

Table 6. 

vs. Air Flow Table for a 32 Lead LQFP

NOTE: Most modern PCB design use multi-layered boards. The data in the second row pertains to most designs.

Transistor Count

The transistor count for 8312I is: 339



vs. Air Flow

Linear Feet per Minute 0200500

Single-Layer PCB, JEDEC Standard Test Boards 67.8°C/W 55.9°C/W 50.1°C/W

Multi-Layer PCB, JEDEC Standard Test Boards 47.9°C/W 42.1°C/W 39.4°C/W

8312I Datasheet

Package Outline and Package Dimensions

Package Outline - Y Suffix for 32 Lead LQFP

Table 7. Package Dimensions for 32 Lead LQFP

Reference Document: JEDEC Publication 95, MS-026

JEDEC Variation: ABC - HD

All Dimensions in Millimeters

Symbol Minimum Nominal Maximum

N 32

A 1.60

A1 0.05 0.10 0.15

A2 1.35 1.40 1.45

b 0.30 0.37 0.45

c 0.09 0.20

D & E 9.00 Basic

D1 & E1 7.00 Basic

D2 & E2 5.60 Ref.

e 0.80 Basic

L 0.45 0.60 0.75

 0° 7°

ccc 0.10

N 32

P1-P3 P4-P6 P7-P9 P10-P12 P13-P15 P16-P18

8312AYILF

Mfr. #:

Buy 8312AYILF

Manufacturer:

IDT

Description:

Clock Buffer Low Skew,1:12 LVCMOS Fanout Buffer

Lifecycle:

New from this manufacturer.

Delivery:

DHL FedEx Ups TNT EMS

Payment:

T/T Paypal Visa MoneyGram Western Union

8312AYILF

8312AYILF

Products related to this Datasheet