IP4856CX25_C All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2014. All rights reserved.
Product data sheet Rev. 2 — 15 October 2014 12 of 21
NXP Semiconductors
IP4856CX25/C
SD 3.0-compliant memory card integrated dual voltage level translator
12.2 Level translator
[1] Transition between V
OL
= 0.35 V
CCA
and V
OH
= 0.65 V
CCA
.
[2] Transition between V
OL
= 0.45 V and V
OH
= 1.4 V.
Table 12. Level translator dynamic characteristics
At recommended operating conditions; V
CCA
= 1.8 V; T
amb
=25
C; unless otherwise specified.
Symbol Parameter Conditions Min Typ Max Unit
Host-side transition times
t
r
rise time SEL = HIGH (1.8 V interface)
[1]
-0.41.0ns
t
f
fall time SEL = HIGH (1.8 V interface)
[1]
-0.41.0ns
Card-side transition times
t
r
rise time SEL = HIGH (1.8 V interface)
[2]
0.40.91.4ns
t
f
fall time SEL = HIGH (1.8 V interface)
[2]
0.40.91.4ns
Host-side to card-side propagation delay
DATAx_H to DATAx_SD, CMD_H to CMD_SD and CLK_IN to CLK_SD
t
pd
propagation delay SEL = HIGH (1.8 V interface) - 2.4 3.5 ns
Host-side to host-side propagation delay
CLK_IN to CLK_FB
t
pd
propagation delay SEL = HIGH (1.8 V interface) - 4.8 7.0 ns
Card-side to host-side propagation delay
DATAx_SD to DATAx_H and CMD_SD to CMD_H
t
pd
propagation delay SEL = HIGH (1.8 V interface) - 2.4 3.5 ns
Fig 6. Output rise and fall times
W
W
9
,/
9
,+
&&
