CS61884
DS485F3 43
15. ARBITRARY WAVEFORM
GENERATOR
Using the Arbitrary Waveform Generator (AWG)
allows the user to customize the transmit pulse
shapes to compensate for nonstandard cables,
transformers, protection circuitry, or to reduce
power consumption by reducing the output pulse
amplitude. A channel is configured for a custom
pulse shape by storing data representing the pulse
shape into the 24/26/28 phase sample locations and
then enabling the AWG for that channel. Each
channel has a separate AWG, so all eight channels
can have a different customized pulse shape. The
microprocessor interface, is used to read from or
write to the AWG, while the device is in host mode.
In the AWG RAM, the pulse shape is divided into
two unit intervals (UI). For E1 mode, there are 12
sample phases in each UI, while in T1/J1 mode, the
number of sample phases per UI are either 13 or 14.
The first UI is for the main part of the pulse and the
second UI is for the “tail” of the pulse (Refer to
Figure 14). A complete pulse-shape is represented
by 24 phase samples in E1 mode or 26/28 phase
samples in T1/J1 mode. In E1 mode, data written in
the first UI represents a valid pulse shape, while
data in the second UI is ignored and should be set
to zero.
The mode of operation is selected using the Line
Length Channel ID Register (10h) (See Section
14.17 on page 38) and the Line Length Data Reg-
ister (11h) (See Section 14.18 on page 39). A
phase sample, or cell, is accessed by first loading
the channel address and the phase sample address
into the AWG Phase Address Register (17h) (See
Section 14.24 on page 40), and then reading or
writing the AWG Phase Data Register (18h) (See
Section 14.25 on page 40). The upper locations in
each channel’s address space are not used; reading
and writing to these registers produces undefined
results.
The data in each phase sample is a 7-bit two’s com-
plement number with a maximum positive value of
0x3f, and a maximum negative value of 0x40. The
terms “positive” and “negative” are defined for a
positive going pulse only. The pulse generation cir-
cuitry automatically inverts the pulse for negative
going pulses. The data stored in the lowest phase
address corresponds to the first phase sample that
will be transmitted in time. When the mode of op-
eration calls for only 24/26 phase samples if the
phase samples that are not used (25 through 28) are
written to, they are ignored and don’t effect the
shape of the customized pulse shape.
The following procedure describes how to enable
and write data into the AWG to produce custom-
ized pulse shapes to be transmitted for a specific
E1 AWG Example
DSX-1 (54% duty cycle) AWG Example
DSX-1 (50% duty cycle) AWG Example
U1 U2
U1 U2
U1 U2
Figure 14. Arbitrary Waveform UI
CS61884
44 DS485F3
channel or channels. To enable the AWG function
for a specific channel or channels the correspond-
ing bit(s) in the AWG Enable Register (19h) (See
Section 14.26 on page 40) must be set to “1”. When
the corresponding bit(s) in the AWG Enable Regis-
ter are set to “0” pre-programmed pulse shapes are
selected for transmission.
In order to access and write data for a customized
pulse shape to a specific channel or channels, the
following steps are required. First the desired chan-
nel and phase sample addresses must be written to
the AWG Phase Data Register (18h) (See Section
14.25 on page 40). Once the channel and phase
sample address have been selected, the actual phase
sample data may be entered into the AWG Phase
Data Register at the selected phase sample address
selected by the lower five bits of the AWG Phase
Address Register (17h) (See Section 14.24 on
page 40)).
To change the phase sample address of the selected
channel the user may use either of the following
steps. First, the user can re-write the phase sample
address to the AWG Phase Address Register or set
the Auto-Increment bit (Bit 7) in the Global Con-
trol Register (0Fh) (See Section 14.16 on
page 38)) to “1”. When this bit is set to “1” only the
first phase sample address (00000 binary) needs to
be written to the AWG Phase Address Register
(17h) (See Section 14.24 on page 40), and each
subsequent access (read or write) to the AWG
Phase Data Register (18h) (See Section 14.25 on
page 40) will automatically increment the phase
sample address. The channel address, however, re-
mains unaffected by the Auto-Increment mode.
Since the number of phase samples forming the
customized pulse shape varies with the mode of op-
eration (E1/T1/J1), the AWG Phase Address Reg-
ister (17h) (See Section 14.24 on page 40) needs to
be re-written in order to re-start the phase sample
address sequence from zero.
The AWG Broadcast function allows the same data
to be written to different channels simultaneously.
This is done with the use of the AWG Broadcast
Register (16h) (See Section 14.23 on page 40)),
each bit in the AWG Broadcast Register corre-
sponds to a different channel (bit 0 is channel 0, and
bit 3 is channel 3 & etc.).
To write the same pulse shaping data to multiple
channels, simple set the corresponding bit to “1” in
the AWG Broadcast Register (16h) (See Section
14.23 on page 40). This function only requires that
one of the eight channel addresses be written to the
AWG Phase Address Register (17h) (See Section
14.24 on page 40). During an AWG read sequence,
the bits in the AWG Broadcast Register are ig-
nored. During an AWG write sequence, the select-
ed channel or channels are specified by both the
channel address specified by the upper bits of the
AWG Phase Address Register (17h) (See Section
14.24 on page 40) and the selected channel or chan-
nels in the AWG Broadcast Register (16h) (See
Section 14.23 on page 40).
During a multiple channel write the first channel
that is written to, is the channel that was address by
the AWG Phase Address Register. This channel’s
bit in the AWG Broadcast Register can be set to ei-
ther “1” or “0”. For a more descriptive explanation
of how to use the AWG refer to the “How To Use
The CS61880/CS61884 Arbitrary Waveform Gen-
erator” application note AN204.
CS61884
DS485F3 45
16. JTAG SUPPORT
The CS61884 supports the IEEE Boundary Scan
Specification as described in the IEEE 1149.1 stan-
dards. A Test Access Port (TAP) is provided that
consists of the TAP controller, the instruction reg-
ister (IR), by-pass register (BPR), device ID regis-
ter (IDR), the boundary scan register (BSR), and
the 5 standard pins (TRST, TCK, TMS, TDI, and
TDO). A block diagram of the test access port is
shown in Figure 15. The test clock input (TCK) is
used to sample input data on TDI, and shift output
data through TDO. The TMS input is used to step
the TAP controller through its various states.
The instruction register is used to select test execu-
tion or register access. The by-pass register pro-
vides a direct connection between the TDI input
and the TDO output. The device identification reg-
ister contains an 32-bit device identifier.
The Boundary Scan Register is used to support test-
ing of IC inter-connectivity. Using the Boundary
Scan Register, the digital input pins can be sampled
and shifted out on TDO. In addition, this register
can also be used to drive digital output pins to a
user defined state.
16.1 TAP Controller
The TAP Controller is a 16 state synchronous state
machine clocked by the rising edge of TCK. The
TMS input governs state transitions as shown in
Figure 16. The value shown next to each state tran-
sition in the diagram is the value that must be on
TMS when it is sampled by the rising edge of TCK.
16.1.1 JTAG Reset
TRST resets all JTAG circuitry.
16.1.2 Test-Logic-Reset
The test-logic-reset state is used to disable the test
logic when the part is in normal mode of operation.
This state is entered by asynchronously asserting
TRST or forcing TMS High for 5 TCK periods.
16.1.3 Run-Test-Idle
The run-test-idle state is used to run tests.
parallel latched
output
Boundary Scan Data Register
Device ID Data Register
Bypass Data Register
Instruction (shift) Register
TAP
Controller
parallel latched output
TDI
TCK
Digital output pins
Digital input pins
JTAG BLOCK
MUX TDO
TMS
Figure 15. Test Access Port Architecture

CS61884-IQZR

Mfr. #:
Manufacturer:
Cirrus Logic
Description:
Telecom Interface ICs IC Octal T1/E1/J1 Line Interface Unit
Lifecycle:
New from this manufacturer.
Delivery:
DHL FedEx Ups TNT EMS
Payment:
T/T Paypal Visa MoneyGram Western Union

Products related to this Datasheet