ADM1033
http://onsemi.com
16
The construction of a filter allows the ADM1033 and the
remote temperature sensor to operate in noisy environments.
Figure 29 shows a low-pass R-C-R filter with the following
values: R = 100 W and C = 1 nF. This filtering reduces both
common-mode noise and differential noise.
Figure 29. Filter between Remote Sensor
and ADM1033
100 W
100 W
1 nF
D+
D
REMOTE
TEMPERATURE
SENSOR
Limits, Status Registers, and Interrupts
High and low limits are associated with each measurement
channel on the ADM1033. These can form the basis of system
status monitoring. A status bit can be set for any out-of-limit
condition and detected by polling the device. Alternatively,
SMBusALERT
s can be generated to flag a processor or
microcontroller of an out-of-limit condition.
8-bit Limits
The following is a list of all the 8-bit limits on the
ADM1033:
Table 15. TEMPERATURE LIMIT REGISTERS
Register Description Default
0x0B Local High Limit 0x8B (75C)
0x0C Local Low Limit 0x54 (20C)
0x0D Local THERM Limit 0x95 (85C)
0x0E Remote 1 High Limit 0x8B (75C)
0x0F Remote 1 Low Limit 0x54 (20C)
0x10 Remote 1 THERM Limit 0x95 (85C)
Table 16. THERM LIMIT REGISTERS
Register Description Default
0x19 THERM % Limit 0xFF default
Out-of-Limit Comparisons
The ADM1033 measures all parameters in a round-robin
format and sets the appropriate status bit for out-of-limit
conditions. Comparisons are made differently, depending
on whether the measured value is compared to a high or low
limit.
High Limit: Comparison Performed
Low Limit: < Comparison Performed
Analog Monitoring Cycle Time
The analog monitoring cycle time begins on powerup, or,
if monitoring has been disabled, by writing a 1 to the monitor/
STBY bit of Configuration Register 1, (Address 0x01). The
ADC measures each one of the analog inputs in turn; as each
measurement is completed, the result is automatically stored
in the appropriate value register. The round-robin monitoring
cycle continues unless it is disabled by writing a 0 to the
monitor/STBY bit (Bit 0) of Configuration Register 1
(Address 0x01).
The ADC performs round-robin conversions and takes
11 ms for the local temperature measurement and 32 ms for
each remote temperature measurement with averaging
enabled.
The total monitoring cycle time for the average
temperatures is therefore nominally.
32 ) 11 + 43 ms
(eq. 2)
Once the conversion time elapses, the round robin starts
again. For more information, refer to the Conversion Rate
Register section.
Fan TACH measurements take place in parallel and are not
synchronized with the temperature measurements in any way.
Status Registers
The results of limit comparisons are stored in the status
registers. A 1 represents an out-of-limit measurement; a 0
represents an in-limit measurement. The status registers are
located at Addresses 0x4F to 0x51.
If the measurement is outside its limits, the corresponding
status register bit is set to 1. It remains set at 1 until the
measurement falls back within its limits and it is read or until
an ARA is completed.
Poll the state of the various measurements by reading the
status registers over the serial bus. If Bit 0 (ALERT
low) of
Status Register 3 (Address 0x51) is set, this means that the
ALERT
output has been pulled low by the ADM1033.
Pin 14 can be configured as a SMBusALERT
output. This
automatically notifies the system supervisor of an
out-of-limit condition. Reading the status register clears the
status bit as long as the error condition is gone.
Status register bits are sticky. Whenever a status bit is set
due to an out-of-limit condition, it remains set even after the
triggering event has gone. The only way to clear the status
bit is to read the status register (after the event has gone).
Interrupt mask registers (Reg. 0x08, Reg. 0x09, Reg. 0x0A)
allow individual interrupt sources to be masked from
causing an ALERT
. However, if one of these masked
interrupt sources goes out of limit, its associated status bit is
set in the status register.
ADM1033
http://onsemi.com
17
Table 17. INTERRUPT STATUS REGISTER 1
(REG. 0X4F)
Bit # Name Description
7 LH 1 = Local high temperature limit has
been exceeded.
6 LL 1 = Local low temperature limit has
been exceeded.
5 R1H 1 = Remote 1 high temperature limit has
been exceeded
4 R1L 1 = Remote 1 low temperature limit has
been exceeded.
3 R1D 1 = Remote 1 diode error; indicates an
open or short on the D1+/D1 pins.
2 Unused Reserved
1 Unused Reserved
0 Unused Reserved
Table 18. STATUS REGISTER 2 (REG. 0X50)
Bit # Name Description
7 LT 1 = Local THERM temperature limit has
been exceeded.
6 R1T 1 = Remote 1 THERM temperature limit
has been exceeded.
5 Unused Reserved
4 T% 1 = THERM % on-time limit has been
exceeded.
3 TA 1 = One of the THERM limits has been
exceeded; and the THERM
output
signal has been asserted.
2 TS 1 = THERM state. Indicates the THERM
pin is active; clears on a read if THERM
is not active. Does not generate an
ALERT in ALERT comp mode.
1 Res Reserved
0 Res Reserved
Table 19. STATUS REGISTER 3 (REG. 0X51)
Bit # Name Description
7 F1S 1 = Fan 1 has stalled.
6 FA 1 = Fan alarm speed. Fan 1 and Fan 2
are running at alarm speed.
5 Res Reserved
4 Res Reserved
3 Res Reserved
2 Res Reserved
1 Res Reserved
0 ALERT 1 = ALERT low; indicates the ALERT
line has been pulled low.
ALERT Interrupt Behavior
The ADM1033 generates an ALERT whenever an
out-of-limit measurement is made (if it is not masked out).
The user can also detect out-of-limit conditions by polling
the ADM1033 status registers. It is important to note how
the SMBus ALERT
output behaves when writing interrupt
handler software.
The ALERT
output on the ADM1033 can be programmed
to operate in either SMBusALERT
mode or in comp mode.
In SMBusALERT
mode, the ALERT output remains low
until the measurement falls back within its programmed
limits and either the status register is read or an ARA is
completed. In comp mode, the ALERT
output automatically
resets once the temperature measurement falls back within
the programmed limits.
Configuring the ALERT Output
For SMBusALERT mode, set the ALERT configuration bit
(Bit 3) of the Configuration Register 1 (Address 0x01) to 0.
In SMBusALERT
mode, a status bit is set when a
measurement goes outside of its programmed limit. If the
corresponding mask bit is not set, the ALERT
output is
pulled low. If the measured value falls back within the limits,
the ALERT
output remains low until the corresponding
status register is read or until an ARA is completed (as long
as no other measurement is outside its limits).
For comp mode, set the ALERT
configuration bit (Bit 3)
of Configuration Register 1 (Address 0x01) to1.
In comp mode, the ALERT
output is automatically pulled
low when a measurement goes outside its programmed limits.
Once the measurement falls back within its limits (and
assuming no other measurement channel is outside its limits),
the ALERT
output is automatically pulled high again.
The main difference between the two modes is that the
SMBusALERT
does not reset without software intervention,
whereas the comp mode ALERT
output automatically resets.
Figure 30. ALERT Comparator and SMBusALERT
Outputs
TEMPERATURE
LIMITS
TIME
CLEARED
ON READ
SMBusALERT
ALERT COMP
ALERT
, 705C
Handling SMBusALERT Interrupts
To prevent tie-ups due to service interrupts, follow these
steps:
1. Detect an SMBus assertion.
2. Enter the interrupt handler.
3. Read the status register to identify the interrupt
source.
ADM1033
http://onsemi.com
18
4. Mask the interrupt source by setting the
appropriate mask bit in the interrupt mask registers
(from Reg. 0x08 to Reg. 0x0A).
5. Take the appropriate action for a given interrupt
source.
6. Exit the interrupt handler.
7. Periodically poll the status register. If the interrupt
status bit clears, reset the corresponding interrupt
mask bit to 0. The SMBusALERT
output and
status bits then behave as shown in Figure 31.
Figure 31. Handling SMBusALERT
TEMPERATURE
INTERRUPT MASK BIT
CLEARED
(SMBusALERT REARMED)
CLEARED ON READ
(TEMP BELOW LIMIT)
INTERRUPT
MASK BIT SET
HIGH LIMIT
SMBusALERT
”STICKY”
STATUS BIT
TEMP BACK IN LIMIT
(STATUS BIT STAYS SET)
Interrupt Masking Register
Mask Registers 1, 2, and 3 are located at Addresses 0x08,
0x09, and 0x0A. These allow individual interrupt sources to
be masked out to prevent the SMBusALERT
interrupts.
Masking the interrupt source prevents only the
SMBusALERT
from being asserted; the appropriate status bit
is still set as normal.
Table 20. MASK REGISTER 1 (REG. 0X08)
Bit # Name Description
7 LH 1 masks the ALERT for the local high
temperature.
6 LL 1 masks the ALERT for the local low
temperature.
5 R1H 1 masks the ALERT for the Remote 1
high temperature.
4 R1L 1 masks the ALERT for the Remote 1
low temperature.
3 R1D 1 masks the ALERT for the Remote 1
diode errors.
2 Res Reserved
1 Res Reserved
0 Res Reserved
Table 21. MASK REGISTER 2 (REG. 0X09)
Bit # Name Description
7 Res Reserved
6 Res Reserved
5 Res Reserved
4 T% 1 masks the ALERT for the THERM %
on-time limit.
3 TA 1 masks the ALERT for the THERM limit
being exceeded and the THERM
output
signal being asserted.
2 TS 1 masks the ALERT for the THERM state;
has no effect on ALERT
in ALERT comp
mode.
1 Res Reserved
0 Res Reserved
Table 22. MASK REGISTER 3 (REG. 0X0A)
Bit # Name Description
7 F1S 1 mask the ALERT for Fan 1 stalling
6 FA 1 mask the ALERT for fans at ALARM speed
5 Res Reserved
4 Res Reserved
3 Res Reserved
2 Res Reserved
1 Res Reserved
0 Res Reserved
FAN_FAULT Output
The FAN_FAULT output signals when one or both of the
fans stall. Pin 8, the FAN_FAULT
output, is a dual-function
pin. It defaults to being a FAN_FAULT
output but can be
reconfigured as an analog input reference for the THERM
input. To do this, set the FAN_FAULT/REF (Bit 7) in
Configuration Register 4 (Address 0x04) to 1.
Fault Queue
The ADM1033 has a programmable fault queue option
that lets the user program the number of out-of-limit
measurements allowable before generating an ALERT
. The
fault queue affects only temperature measurement channels
and is only operational in SMBusALERT
mode. It performs
some simple filtering, which is particularly useful at the
higher conversion rates (16, 32, and 64 conversions per
second), where averaging is not carried out.
There is a queue for each of the temperature channels. If
L (the number programmed to the fault queue) or more

ADM1033ARQZ-REEL

Mfr. #:
Manufacturer:
ON Semiconductor
Description:
Board Mount Temperature Sensors +/- 1 C Digital 2-Wire
Lifecycle:
New from this manufacturer.
Delivery:
DHL FedEx Ups TNT EMS
Payment:
T/T Paypal Visa MoneyGram Western Union