ADM1033
http://onsemi.com
25
The ADM1033 can be configured so that Fan 1 can be
controlled by either the local temperature, or by the Remote 1
temperatures.
Table 31. DRIVE BHVR BITS
Bits DRIVE x BHVR
00 Local Temperature Controls Fan
01 Remote 1 Temperature Controls Fan
10 Reserved
11 Fan Runs at Full Speed
Look-up Table Hysteresis
The user can program a hysteresis to be applied to the
look-up table. The advantage of this is apparent if the
temperature is cycling around one of the threshold
temperatures and causing the fan speed to switch between
the two speeds, particularly when the look-up table is
configured in discrete mode. It would not be as important in
the linear mode.
Table 32. PROGRAMMING THE HYSTERESIS
Code Hysteresis Value
0000 0000 0C
0000 0001 1C
0000 0010 2C
0000 0101 5C
0000 1000 8C
0000 1111 15C
The look-up table’s hysteresis register is at Address 0x3A.
A hysteresis value of between 0C and 15C can be
programmed with a resolution of 1C and applied to all the
temperature thresholds. Table 32 gives examples of values
for programming.
Programming the THERM Limit for Temperature
Channels
THERM is the absolute maximum temperature allowed
on a temperature channel. Above this temperature, a
component such as the CPU or VRM may be operating
beyond its safe operating limit. When the temperature
measured exceeds THERM
, all fans are driven at full speed
to provide critical system cooling. The fans remain running
at full speed until the temperature drops below THERM
Hysteresis. The hysteresis value is programmable; its
default is 5C. If the Boost Disable bit (Bit 1) is set in
Configuration Register 2, the fan do not run to full speed.
The THERM
limit is considered the maximum worst-case
operating temperature of the system. Exceeding any
THERM
limit runs the fan at full speed, a condition with
very negative acoustic effects. This limit should be set up as
a fail-safe and not exceeded under normal system operating
conditions. The THERM
temperature limit registers are
listed in Table 33.
Table 33. THERM HYSTERESIS REGISTERS
Address Description Default
0x0D Local THERM Limit 0x95 (85C)
0x10 Remote 1 THERM Limit 0x95 (85C)
The THERM hysteresis register is at Address 0x1A. A
hysteresis value is programmed and applied to all two
temperature channels; Local and Remote 1. A THERM
hysteresis value of between 0C and 15C can be programmed
with a resolution of 1C. Table 33 gives some examples.
Table 34. PROGRAMMING THERM HYSTERESIS
Code Hysteresis Value
0000 0000 0C
0000 0001 1C
0000 0010 2C
0000 0101 5C = Default
0000 1000 8C
0000 1111 15C
XOR Tree Test Mode
The ADM1033 includes an XOR tree test mode. This is
useful for in circuit test equipment at board level testing. By
applying stimulus to the pins included in the XOR test, it is
possible to detect opens or shorts on the system board.
Figure 43 shows the signals that are exercised in the XOR
tree test mode. The XOR tree test is enabled by setting the
XOR bit (Bit 3) in Configuration 4 Register (0x04).
Figure 43. XOR Tree Test
ALERT
LOCATION
FAN_FAULT/REF
THERM
TACH1
DRIVE2
DRIVE1
Lock Bit
Setting the Lock bit (Bit 6) of Configuration Register 1
(Address 0x01) makes all the lockable registers read-only.
These registers remain read-only until the ADM1033 is
powered down and back up again. For more information on
which registers are lockable, see Table 35.
SW Reset
Setting the Software Reset bit (Bit 0) of Configuration
Register 2 (Address 0x02) resets all software resettable bits
to their default value. For more information on resetting
registers and their default values, see Table 35 to Table 69.
ADM1033
http://onsemi.com
26
Table 35. ADM1033 REGISTERS
Address R/W Description Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 Default
Lock
able?
0x00/80 R/W #Bytes/Block Read 7 6 5 4 3 2 1 0 0x20 Y
0x01/81 R/W Configuration 1 Table/SW Lock SDA SCL ALERT TIMER Avg Mon 0x01 Y
0x02/82 R/W Configuration 2 RR RES CS CS RES D/L BD Reset 0x84 Y
0x03/83 R/W Configuration 3 #FP2 #FP2 #FP2 #FP2 #FP1 #FP1 #FP1 #FP1 0x04 Y
0x04/84 R/W Configuration 4 FF/REF % T % T % T XOR RES R1TM LTM 0x00 Y
0x05/85 R/W Conversion Rate RES RES RES RES Conv Conv Conv Conv 0x07 Y
0x06/86 R/W Fault Queue RES RES RES RES FQ FQ FQ FQ 0x01 Y
0x07/87 R/W Fan Behavior RES F1 Off RES RES RES RES D1B D1B 0x01 Y
0x08/88 R/W Mask 1 LH LL R1H R1L R1D R2H R2L R2D 0x50 N
0x09/89 R/W Mask 2 RES RES RES % T TA TS RES RES 0x18 N
0x0A/8A R/W Mask 3 F1S FA F2S RES RES RES RES RES 0x00 N
0x0B/8B R/W Local High Limit 7 6 5 4 3 2 1 0 0x8B N
0x0C/8C R/W Local Low Limit 7 6 5 4 3 2 1 0 0x54 N
0x0D/8D R/W Local THERM Limit 7 6 5 4 3 2 1 0 0x95 Y
0x0E/8E R/W Remote 1 High
Limit
7 6 5 4 3 2 1 0 0x8B N
0x0F/8F R/W Remote 1 Low
Limit
7 6 5 4 3 2 1 0 0x54 N
0x10/90 R/W Remote 1 THERM
Limit
7 6 5 4 3 2 1 0 0x95 Y
0x16/96 R/W Local Offset 7 6 5 4 3 2 1 0 0x00 Y
0x17/97 R/W Remote 1 Offset 7 6 5 4 3 2 1 0 0x00 Y
0x19/99 R/W THERM % Limit 7 6 5 4 3 2 1 0 0xFF Y
0x1A/9A R/W THERM Hysteresis RES RES RES RES Hys Hys Hys Hys 0x05 Y
0x22/A2 R/W Look-up table T1 7 6 5 4 3 2 1 0 0xFF Y
0x23/A3 R/W Look-up table T2 7 6 5 4 3 2 1 0 0xFF Y
0x24/A4 R/W Look-up table T3 7 6 5 4 3 2 1 0 0xFF Y
0x25/A5 R/W Look-up table T4 7 6 5 4 3 2 1 0 0xFF Y
0x26/A6 R/W Look-up table T5 7 6 5 4 3 2 1 0 0xFF Y
0x27/A7 R/W Look-up table T6 7 6 5 4 3 2 1 0 0xFF Y
0x28/A8 R/W Look-up table T7 7 6 5 4 3 2 1 0 0xFF Y
0x29/A9 R/W Look-up table T8 7 6 5 4 3 2 1 0 0xFF Y
0x2A/AA R/W Look-up table, FS1 7 6 5 4 3 2 1 0 0xFF Y
0x2B/AB R/W Look-up table, FS1 15 14 13 12 11 10 9 8 0xFF Y
0x2C/AC R/W Look-up table, FS2 7 6 5 4 3 2 1 0 0xFF Y
0x2D/AD R/W Look-up table, FS2 15 14 13 12 11 10 9 8 0xFF Y
0x2E/AE R/W Look-up table, FS3 7 6 5 4 3 2 1 0 0xFF Y
0x2F/AF R/W Look-up table, FS3 15 14 13 12 11 10 9 8 0xFF Y
0x30/B0 R/W Look-up table, FS4 7 6 5 4 3 2 1 0 0xFF Y
0x31/B1 R/W Look-up table, FS4 15 14 13 12 11 10 9 8 0xFF Y
0x32/B2 R/W Look-up table, FS5 7 6 5 4 3 2 1 0 0xFF Y
0x33/B3 R/W Look-up table, FS5 15 14 13 12 11 10 9 8 0xFF Y
0x34/B4 R/W Look-up table, FS6 7 6 5 4 3 2 1 0 0xFF Y
0x35/B5 R/W Look-up table, FS6 15 14 13 12 11 10 9 8 0xFF Y
0x36/B6 R/W Look-up table, FS7 7 6 5 4 3 2 1 0 0xFF Y
0x37/B7 R/W Look-up table, FS7 15 14 13 12 11 10 9 8 0xFF Y
0x38/B8 R/W Look-up table, FS8 7 6 5 4 3 2 1 0 0xFF Y
0x39/B9 R/W Look-up table, FS8 15 14 13 12 11 10 9 8 0xFF Y
0x3A/BA R/W Look-up table Hys-
teresis
RES RES RES RES Hys Hys Hys Hys 0x05 Y
ADM1033
http://onsemi.com
27
Table 35. ADM1033 REGISTERS
Address
Lock
able?
DefaultBit 0Bit 1Bit 2Bit 3Bit 4Bit 5Bit 6Bit 7DescriptionR/W
0x3C/BC R/W Fan Response RES RES RES RES RES F1 F1 F1 0x01 Y
0x3D/BD R Device ID 7 6 5 4 3 2 1 0 0x34 N
0x3E/BE R Company ID 7 6 5 4 3 2 1 0 0x41 N
0x3F/BF R Revision Register 7 6 5 4 3 2 1 0 0x02 N
0x40/C0 R Local Temperature 4 3 2 1 0 RES RES RES 0x00 N
0x41/C1 R Local Temperature 12 11 10 9 8 7 6 5 0x00 N
0x42/C2 R Remote 1 Temp 4 3 2 1 0 RES RES RES 0x00 N
0x43/C3 R Remote 1 Temp 12 11 10 9 8 7 6 5 0x00 N
0x4A/CA R TACH1 Period 7 6 5 4 3 2 1 0 0xFF N
0x4B/CB R TACH1 Period 15 14 13 12 11 10 9 8 0xFF N
0x4E/CE R THERM % Ontime 7 6 5 4 3 2 1 0 0x00 N
0x4F/CF R Status 1 LH LL R1H R1L R1D RES RES RES 0x00 N
0x50/D0 R Status 2 LT R1T RES % T TA TS RES RES 0x00 N
0x51/D1 R Status 3 F1S FA RES RES RES RES RES ALERT 0x00 N
Table 36. REGISTER 0X00, # BYTES/BLOCK READ, POR = 0X20, LOCK = Y, S/W RESET = Y
Bit Name R/W Description
<7:0> # Bytes Block Read R/W Block reads are # bytes/block read long. The maximum is 32 bytes, the SMBus transaction
limit.
Table 37. REGISTER 0X01, CONFIGURATION REGISTER 1, POWER-ON DEFAULT 0X01, LOCK = Y, S/W RESET = Y
Bit Name R/W Description
7 Table/SW Con R/W Set this bit to 1 to place the fan speed under the control of the Look-up table. When this
bit is 0, the ADM1033 is in software/manual control mode. Default = 0.
6 Lock Bit R/W Set this bit to 1 to prevent the user from writing to the ADM1033 registers. 1 = ADM1033
registers locked. 0 = ADM1033 registers unlocked. Default = 0.
5 SDA Timeout R/W 1 = SDA timeout enabled. 0 = SDA timeout disabled. Default = 0.
4 SCL Timeout R/W 1 = SCL timeout enabled. 0 = SDL timeout disabled. Default = 0.
3 ALERT Configuration R/W 0 = SMBusALERT. Default = 0. 1 = ALERT_COMP mode.
2 Enable THERM Timer R/W 1 = timer enabled, 0 = timer disabled. This bit enables THERM as an input. Default = 0.
1 Averaging Off R/W This bit is used to disable averaging at the slower conversion rates (8 Hz and slower).
Averaging is automatically disabled at the higher (16, 32, and 64 Hz ) conversion rates.
Default = averaging on = 0.
0 Monitor/STBY R/W Set bit to 1 to enable temperature monitoring. Set bit to 0 to disable it. Power-On Default = 1.

ADM1033ARQZ-REEL

Mfr. #:
Manufacturer:
ON Semiconductor
Description:
Board Mount Temperature Sensors +/- 1 C Digital 2-Wire
Lifecycle:
New from this manufacturer.
Delivery:
DHL FedEx Ups TNT EMS
Payment:
T/T Paypal Visa MoneyGram Western Union