Expand menu
Hello, Sign in
My Account
0
Cart
Home
Products
Sensors
Semiconductors
Passive Components
Connectors
Power
Electromechanical
Optoelectronics
Circuit Protection
Integrated Circuits - ICs
Main Products
Manufacturers
Blog
Services
About OMO
About Us
Contact Us
Check Stock
AT45DB1282-TC
P1-P3
P4-P6
P7-P9
P10-P12
P13-P15
P16-P18
P19-P21
P22-P24
P25-P27
P28-P30
P31-P33
P34-P35
19
AT45
DB1
282
2472C
–DFLSH–1
1/03
Res
e
t
Ti
mi
ng
Note:
The CS
si
gnal should be i
n the high st
ate bef
ore the
RESET
signal is
deasser
ted.
Co
mmand
Sequ
ence f
o
r Re
ad/Wri
te Oper
at
ions
(Exc
ept St
atus R
egiste
r Rea
d, Man
ufact
ur
er and D
evice I
D
Read)
Wr
ite Op
er
atio
ns
The followi
ng
bl
o
ck
diagram
and wavef
or
m
s illustrate
the various wr
ite
sequences
avail
able
.
CS
SCK/CLK
RESET
SO or I/O7 - I/O0
(OUTPUT)
HIGH IMPED
ANCE
HIGH IMPED
ANCE
SI or I/O7 - I/O0
(INPUT)
t
RST
t
REC
t
CSS
SI or I/O7 - I/O0
(INPUT)
CMD
8 bits
8 bits
8 bits
MSB
7 Bits Don't
Care
Page Address
(PA13 - PA0)
X X X X
X X X X
X X X X
X X X X
LSB
X X X X
X X X X
8 bits
X X X X
X X X X
Byte/Buffer Address
(BA10 - BA0/BFA10 - BFA0)
FLASH MEMORY ARRAY
PAGE (1056 BYTES)
BUFFER 2 (1056 BYTES)
BUFFER 1 (1056 BYTES)
I/O INTERFACE
SI
BUFFER 1 TO
MAIN MEMORY
PAGE PROGRAM
BUFFER 2 TO
MAIN MEMORY
PAGE PROGRAM
BUFFER 1
WRITE
BUFFER 2
WRITE
I/O7 - I/O0
20
AT45DB1282
2472C
–DFLS
H–11/0
3
Buff
er Writ
e
Bu
ffer
to Main
Mem
ory P
age P
ro
gram
(Dat
a fr
om
Buff
er P
r
ogram
me
d into
Fla
sh P
a
ge)
Rea
d Oper
ati
ons
The followi
ng
bl
o
ck
diagram
and wavef
or
m
s illustrate
the various rea
d sequ
ences
av
ailab
le.
SI or I/O7 - I/O0
(INPUT)
CMD
X
X···X, BFA10-8
BFA7-0
n
n+1
Last Byte
· Completes writing into selected buffer
CS
X
SI or I/O7 - I/O0
(INPUT)
CMD
XXXXXXX P
A13
P
A12-5
CS
Starts self-timed erase/program operation
X···X
P
A4-0, XXX
Each transition
represents 8 bits
FLASH MEMORY ARRAY
PAGE (1056 BYTES)
BUFFER 2 (1056 BYTES)
BUFFER 1 (1056 BYTES)
I/O INTERFACE
MAIN MEMORY
PAGE TO
BUFFER 1
MAIN MEMORY
PAGE TO
BUFFER 2
MAIN MEMORY
PAGE READ
BUFFER 1
READ
BUFFER 2
READ
SO
I/O7 - I/O0
n = 1st byt
e
n+1 = 2nd byt
e
21
AT45
DB1
282
2472C
–DFLSH–1
1/03
Main M
emory P
age Read
Main M
em
ory P
age to
Buff
er T
ransf
er (Dat
a fr
om Fl
ash P
age Read
int
o Buff
er)
Bu
ffer
Read
SI or I/O7 - I/O0
(INPUT)
CMD
xxx...PA13
PA12-5
BA7-0
X
X
CS
n
n+1
SO or I/O7 - I/O0
(OUTPUT)
PA4-0, BA10-8
24 Cycles for Serial
19 Cycles for Parallel
Starts reading page data into buffer
SI or I/O7 - I/O0
(INPUT)
CMD
XX...PA13
PA12-5
X
CS
SO or I/O7 - I/O0
(OUTPUT)
PA4-0, XXX
I/O7-I/O0
(INPUT)
CMD
X
X···X, BFA10-8
BFA7-0
CS
n
n+1
I/O7-I/O0
(OUTPUT)
X
ADDR
ADDR
X
1 Dummy Byte (Serial)
2 Dummy Bytes (P
arallel)
Each transition
represents 8 bits
n = 1st byt
e
read
n+1 = 2nd byt
e read
P1-P3
P4-P6
P7-P9
P10-P12
P13-P15
P16-P18
P19-P21
P22-P24
P25-P27
P28-P30
P31-P33
P34-P35
AT45DB1282-TC
Mfr. #:
Buy AT45DB1282-TC
Manufacturer:
Microchip Technology / Atmel
Description:
NOR Flash 128M bit
Lifecycle:
New from this manufacturer.
Delivery:
DHL
FedEx
Ups
TNT
EMS
Payment:
T/T
Paypal
Visa
MoneyGram
Western
Union
Products related to this Datasheet
AT45DB1282-TC
AT45DB1282-TI