WMS7202
- 16 -
8. TIMING DIAGRAMS
FIGURE 6 – WMS7202 TIMING DIAGRAM
t
LEAD
t
CYC
t
WL
t
WH
t
LAG
t
CS
t
DH
t
DSU
t
LAC
t
PD
t
LRL
t
RSU
t
ST
t
SV
CLK
CS
SDI
SDO
R/B
t
WPSU
t
WPH
WP
MSB
LSB
MSB
LSB
WMS7202
Publication Release Date: January 2003
- 17 - Revision 1.1
TABLE 10 – TIMING PARAMETERS
Note: The interface timing characteristics apply to all parts but are guaranteed by design and not
subject to production test.
PARAMETER SYMBOL
MIN. MAX. UNIT
SPI Clock Cycle Time t
CYC
100 ns
SPI Clock HIGH Time t
WH
50 ns
SPI Clock LOW Time t
WL
50 ns
Lead Time t
LEAD
100 ns
Lag Time t
LAG
100 ns
SDI Setup Time t
DSU
20 ns
SDI Hold Time t
DH
20 ns
CS to SDO – SPI Line Acquire
t
LAC
5 ns
CS to SDO – SPI Line Release
t
LRL
5 ns
CLK to SDO Propagation Delay t
PD
1 ns
R/B Rise to CS Fall
t
RSU
500 ns
Store to NVMEM Save Time t
SV
2 ms
CS Deselect Time
t
CS
600 ns
Startup Time t
ST
0.1 ms
WP Setup Time
t
WPSU
10 ns
WP Hold Time
t
WPH
10 ns
WMS7202
- 18 -
9. ABSOLUTE MAXIMUM RATINGS
TABLE 11 – ABSOLUTE MAXIMUM RATINGS
Condition Value
Junction temperature 150ºC
Storage temperature -65º to +150ºC
Voltage applied to any pad (V
ss
– 0.3V) to (V
DD
+ 0.3V)
V
dd
- V
ss
-0.3 to 7.0V
Note: Exposure to conditions beyond those listed under: Absolute Maximum Ratings, may adversely affect the life and reliability
of the device.

WMS7202050P

Mfr. #:
Manufacturer:
Description:
IC DGTL POT 50KOHM 256TAP 14DIP
Lifecycle:
New from this manufacturer.
Delivery:
DHL FedEx Ups TNT EMS
Payment:
T/T Paypal Visa MoneyGram Western Union

Products related to this Datasheet