IDT82V3010 T1/E1/OC3 Telecom Clock Generator with Dual Reference Inputs
List of Figures 5 November 14, 2012
LIST OF FIGURES
Figure - 1 IDT82V3010 SSOP56 Package Pin Assignment................................................................................................................................ 2
Figure - 2 State Control Circuit............................................................................................................................................................................ 9
Figure - 3 State Control Diagram......................................................................................................................................................................... 9
Figure - 4 TIE Control Block Diagram................................................................................................................................................................ 11
Figure - 5 Reference Switch with TIE Control Block Enabled............................................................................................................................ 12
Figure - 6 Reference Switch with TIE Control Block Disabled........................................................................................................................... 12
Figure - 7 DPLL Block Diagram......................................................................................................................................................................... 13
Figure - 8 Clock Oscillator Circuit...................................................................................................................................................................... 14
Figure - 9 Power-Up Reset Circuit..................................................................................................................................................................... 14
Figure - 10 IDT82V3010 Power Decoupling Scheme.......................................................................................................................................... 15
Figure - 11 Timing Parameter Measurement Voltage Levels.............................................................................................................................. 26
Figure - 12 Input to Output Timing (Normal Mode).............................................................................................................................................. 28
Figure - 13 Output Timing 1................................................................................................................................................................................. 29
Figure - 14 Output Timing 2................................................................................................................................................................................. 30
Figure - 15 Input Control Setup and Hold Timing................................................................................................................................................ 30