OMO ElectronicOMO Electronic
Expand menu
Hello, Sign inMy Account
0 Cart

MAX5889EGK+TD

P1-P3P4-P6P7-P9P10-P12P13-P15P16-P16
General Description
The MAX5889 advanced 12-bit, 600Msps, digital-to-
analog converter (DAC) meets the demanding perfor-
mance requirements of signal synthesis applications
found in wireless base stations and other communica-
tions applications. Operating from 3.3V and 1.8V sup-
plies, the MAX5889 DAC supports update rates of
600Msps using high-speed LVDS inputs while consum-
ing only 292mW of power and offers exceptional
dynamic performance such as 79dBc spurious-free
dynamic range (SFDR) at f
OUT
= 30MHz.
The MAX5889 utilizes a current-steering architecture that
supports a 2mA to 20mA full-scale output current range,
and produces -2dBm to -22dBm full-scale output signal
levels with a double-terminated 50Ω load. The MAX5889
features an integrated 1.2V bandgap reference and con-
trol amplifier to ensure high-accuracy and low-noise per-
formance. A separate reference input (REFIO) allows for
the use of an external reference source for optimum flexi-
bility and improved gain accuracy.
The MAX5889 digital inputs accept LVDS voltage lev-
els, and the flexible clock input can be driven differen-
tially or single-ended, AC- or DC-coupled. The
MAX5889 is available in a 68-pin QFN package with an
exposed paddle (EP) and is specified for the extended
(-40°C to +85°C) temperature range.
Refer to the MAX5891 and MAX5890 data sheets for pin-
compatible 16-bit and 14-bit versions of the MAX5889.
Applications
Base Stations: Single-Carrier UMTS,
CDMA, GSM
Communications: Fixed Broadband Wireless
Access, Point-to-Point Microwave
Direct Digital Synthesis (DDS)
Cable Modem Termination Systems (CMTS)
Automated Test Equipment (ATE)
Instrumentation
Features
♦ 600Msps Output Update Rate
♦ Low-Noise Spectral Density: -157dBFS/Hz at
f
OUT
= 36MHz
♦ Excellent SFDR and IMD Performance
SFDR = 79dBc at f
OUT
= 30MHz (to Nyquist)
SFDR = 67dBc at f
OUT
= 130MHz (to Nyquist)
IMD = -95dBc at f
OUT
= 30MHz
IMD = -70dBc at f
OUT
= 130MHz
♦ ACLR = 72dB at f
OUT
= 122.88MHz
♦ 2mA to 20mA Full-Scale Output Current
♦ LVDS-Compatible Digital Inputs
♦ On-Chip 1.2V Bandgap Reference
♦ Low 292mW Power Dissipation at 600Msps
♦ Compact (10mm x 10mm) QFN-EP Package
♦ Evaluation Kit Available (MAX5891EVKIT)
MAX5889
12-Bit, 600Msps, High-Dynamic-Performance
DAC with LVDS Inputs
________________________________________________________________ Maxim Integrated Products 1
Ordering Information
19-3620; Rev 1; 3/07
For pricing, delivery, and ordering information, please contact Maxim/Dallas Direct! at
1-888-629-4642, or visit Maxim’s website at www.maxim-ic.com.
EVALUATION KIT
AVAILABLE
PART
TEMP RANGE
PIN-
PACKAGE
PKG
CODE
MAX5889EGK-D
-40°C to +85°C 68 QFN-EP*
G6800-4
MAX5889EGK+D
-40°C to +85°C 68 QFN-EP*
G6800-4
MAX5889
1.2V
REFERENCE
REFIO
DACREF
FSADJ
CLK
INTERFACE
600MHz
12-BIT DAC
LATCH
LVDS
RECEIVER
D0–D11
LVDS DATA
INPUTS
POWER
DOWN
PD
CLKP
CLKN
OUTP
OUTN
Functional Diagram
PART
RESOLUTION
(BITS)
UPDATE RATE
(Msps)
LOGIC INPUT
12 600 LVDS
14 600 LVDS
16 600 LVDS
Selector Guide
*EP = Exposed paddle.
D = Dry pack.
+Denotes lead-free package.
Pin Configuration appears at end of data sheet.
MAX5889
12-Bit, 600Msps, High-Dynamic-Performance
DAC with LVDS Inputs
2 _______________________________________________________________________________________
ABSOLUTE MAXIMUM RATINGS
ELECTRICAL CHARACTERISTICS
(AV
DD3.3
= DV
DD3.3
= AV
CLK
= 3.3V, AV
DD1.8
= DV
DD1.8
= 1.8V, external reference V
REFIO
= 1.2V, output load 50Ω double-terminat-
ed, transformer-coupled output, I
OUT
= 20mA, T
A
= -40°C to +85°C, unless otherwise noted. Specifications at T
A
≥ +25°C are guar-
anteed by production testing. Specifications at T
A
< +25°C are guaranteed by design and characterization. Typical values are at T
A
= +25°C.)
Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. These are stress ratings only, and functional
operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to
absolute maximum rating conditions for extended periods may affect device reliability.
AV
DD1.8
, DV
DD1.8
to AGND, DGND, DACREF,
and CGND.......................................................-0.3V to +2.16V
AV
DD3.3
, DV
DD3.3
, AV
CLK
to AGND, DGND,
DACREF, and CGND.........................................-0.3V to +3.9V
REFIO, FSADJ to AGND, DACREF,
DGND, and CGND ..........................-0.3V to (AV
DD3.3
+ 0.3V)
OUTP, OUTN to AGND, DGND, DACREF,
and CGND .......................................-1.2V to (AV
DD3.3
+ 0.3V)
CLKP, CLKN to AGND, DGND, DACREF,
and CGND..........................................-0.3V to (AV
CLK
+ 0.3V)
PD to AGND, DGND, DACREF,
and CGND.......................................-0.3V to (DV
DD3.3
+ 0.3V)
Digital Data Inputs (D0N–D11N, D0P–D11P) to AGND,
DGND, DACREF, and CGND ..........-0.3V to (DV
DD1.8
+ 0.3V)
Continuous Power Dissipation (T
A
= +70°C) (Note 1)
68-Pin QFN-EP (derate 28.6mW/°C above +70°C)....3333mW
Thermal Resistance
θ
JA
(Note 1) ....................................24°C/W
Operating Temperature Range ..........................-40°C to +85°C
Junction Temperature .....................................................+150°C
Storage Temperature Range ............................-60°C to +150°C
Lead Temperature (soldering, 10s) ................................+300°C
PARAMETER
SYMBOL
CONDITIONS
MIN
TYP
MAX
UNITS
STATIC PERFORMANCE
Resolution 12 Bits
Integral Nonlinearity INL Measured differentially
±0.25
LSB
Differential Nonlinearity DNL Measured differentially
±0.15
LSB
Offset Error OS
-0.02 0.001 +0.02
%FS
Full-Scale Gain Error GE
FS
External reference -4 ±1+4
%FS
Internal reference
±130
Gain-Drift Tempco
External reference
±100
ppm/°C
Full-Scale Output Current I
OUT
220mA
Output Compliance Single-ended
-1.0 +1.1
V
Output Resistance R
OUT
1MΩ
Output Capacitance C
OUT
5pF
Output Leakage Current PD = high, power-down mode ±1µA
DYNAMIC PERFORMANCE
Maximum DAC Update Rate
600
Msps
Minimum DAC Update Rate 1
Msps
f
OUT
= 36MHz,
A
FULL-SCALE
= -3.5dBm
-157
Noise Spectral Density N
f
CLK
= 500MHz,
-12dBFS, 20MHz
offset from the
carrier
f
OUT
= 151MHz,
A
FULL-SCALE
= -6.4dBm
-152
dBFS/Hz
Note 1: Thermal resistance based on a multilayer board with 4 x 4 via array in exposed paddle area.
MAX5889
12-Bit, 600Msps, High-Dynamic-Performance
DAC with LVDS Inputs
_______________________________________________________________________________________ 3
ELECTRICAL CHARACTERISTICS (continued)
(AV
DD3.3
= DV
DD3.3
= AV
CLK
= 3.3V, AV
DD1.8
= DV
DD1.8
= 1.8V, external reference V
REFIO
= 1.2V, output load 50Ω double-terminat-
ed, transformer-coupled output, I
OUT
= 20mA, T
A
= -40°C to +85°C, unless otherwise noted. Specifications at T
A
≥ +25°C are guar-
anteed by production testing. Specifications at T
A
< +25°C are guaranteed by design and characterization. Typical values are at T
A
= +25°C.)
PARAMETER
SYMBOL
CONDITIONS
MIN
TYP
MAX
UNITS
f
OUT
= 16MHz 88
f
CLK
= 200MHz,
0dBFS
f
OUT
= 30MHz 85
f
OUT
= 16MHz 78
f
CLK
= 200MHz,
-12dBFS
f
OUT
= 30MHz 77
f
OUT
= 16MHz 76 81
f
OUT
= 30MHz 80
f
OUT
= 130MHz 71
Spurious-Free
Dynamic Range to
Nyquist
SFDR
f
CLK
= 500MHz,
0dBFS
f
OUT
= 200MHz 54
dBc
f
CLK
= 500MHz
f
OUT1
= 29MHz,
f
OUT2
= 30MHz,
-6.5dBFS per tone
-95
Two-Tone IMD TTIMD
f
CLK
= 500MHz
f
OUT1
= 129MHz,
f
OUT2
= 130MHz,
-6.5dBFS per tone
-70
dBc
f
CLK
= 491.52MHz,
f
OUT
= 30.72MHz
80
WCDMA single
carrier
f
CLK
= 491.52MHz,
f
OUT
= 122.88MHz
72
f
CLK
= 491.52MHz,
f
OUT
= 30.72MHz
72
Adjacent Channel
Leakage Power Ratio
ACLR
WCDMA four carriers
f
CLK
= 491.52MHz,
f
OUT
= 122.88MHz
67
dB
Output Bandwidth
BW
-1dB
(Note 2)
1000 MHz
REFERENCE
Internal Reference Voltage Range
V
REFIO
1.14
1.2
1.26
V
Reference Input Voltage Range
V
REFIOCR
Using external reference
0.10
1.2
1.32
V
Reference Input Resistance R
REFIO
10 kΩ
Reference Voltage Temperature
Drift
TCO
REF
±30 ppm/°C
ANALOG OUTPUT TIMING (Figure 3)
Output Fall Time t
FALL
90% to 10% (Note 3) 0.4 ns
Output Rise Time t
RISE
10% to 90% (Note 3) 0.4 ns
Output Propagation Delay t
PD
Reference to data latency (Note 3) 2.5 ns
Output Settling Time To 0.025% of the final value (Note 3) 11 ns
P1-P3P4-P6P7-P9P10-P12P13-P15P16-P16

MAX5889EGK+TD

Mfr. #:
Buy MAX5889EGK+TD
Manufacturer:
Maxim Integrated
Description:
Digital to Analog Converters - DAC 12-Bit 600Msps DAC
Lifecycle:
New from this manufacturer.
Delivery:
DHL FedEx Ups TNT EMS
Payment:
T/T Paypal Visa MoneyGram Western Union

Products related to this Datasheet