Si4703-B17
4 Confidential Rev. 1.0
N
ot R
ecom
m
ende
d for N
ew D
esi
gns
1. Electrical Specifications
Table 1. Recommended Operating Conditions
Parameter Symbol Test Condition Min Typ Max Unit
Digital Supply Voltage V
D
2.7 5.5 V
Analog Supply Voltage V
A
2.7 5.5 V
Interface Supply Voltage V
IO
1.5 3.6 V
Digital Power Supply Power-Up
Rise Time
V
DRISE
25 µs
Analog Power Supply Power-Up
Rise Time
V
ARISE
25 µs
Interface Power Supply Power-Up
Rise Time
V
IORISE
25 µs
Ambient Temperature T
A
–20 25 85 °C
Note: All minimum and maximum specifications are guaranteed and apply across the recommended operating conditions.
Typical values apply at V
D
= V
A
= 3.3 V and 25 °C unless otherwise stated. Parameters are tested in production unless
otherwise stated.
Table 2. Absolute Maximum Ratings
1,2
Parameter Symbol Value Unit
Digital Supply Voltage V
D
–0.5 to 5.8 V
Analog Supply Voltage V
A
–0.5 to 5.8 V
Interface Supply Voltage V
IO
–0.5 to 3.9 V
Input Current
3
I
IN
±10 mA
Input Voltage
3
V
IN
–0.3 to (V
IO
+ 0.3) V
Operating Temperature T
OP
–40 to 95 °C
Storage Temperature T
STG
–55 to 150 °C
RF Input Level
4
0.4 V
pK
Notes:
1. Permanent device damage may occur if the above Absolute Maximum Ratings are exceeded. Functional operation
should be restricted to the conditions as specified in the operational sections of this data sheet. Exposure beyond
recommended operating conditions for extended periods may affect device reliability.
2. The Si4703 device is a high-performance RF integrated circuit with an ESD rating of < 2 kV HBM. Handling and
assembly of this device should only be done at ESD-protected workstations.
3. For input pins SCLK, SEN
, SDIO, RST, RCLK, GPIO1, GPIO2, and GPIO3.
4. At RF input pins.
Si4703-B17
Confidential Rev. 1.0 5
N
ot R
ecom
m
ende
d for N
ew D
esi
gns
Table 3. DC Characteristics
(V
D
= V
A
= 2.7 to 5.5 V, V
IO
= 1.5 to 3.6 V, T
A
= –20 to 85 °C)
Parameter Symbol Test Condition Min Typ Max Unit
Analog Supply Current
1
I
A
ENABLE = 1 13.4 15.3 mA
Analog Supply Current
1,2,3,4
I
A
ENABLE = 1
Low SNR level
14.2 15.9 mA
Analog Powerdown Current
1,5,6
I
PDA
ENABLE = 0 2.4 5 µA
Digital Supply Current
1
I
D
ENABLE = 1 5.3 8.5 mA
Digital Supply Current
1,2,3,4
I
D
ENABLE = 1
Low SNR level
—5.08.0mA
Digital Powerdown Current
1,5,6
I
PDD
ENABLE = 0 2.1 5 µA
Interface Supply Current
1
I
IO
ENABLE = 1 400 650 µA
Interface Powerdown Current
1,5,6,7
I
IO
SCLK, RCLK inactive
ENABLE = 0
—0.5 5µA
High Level Input Voltage
8
V
IH
0.7 x V
IO
—V
IO
+0.3 V
Low Level Input Voltage
8
V
IL
–0.3 0.3 x V
IO
V
High Level Input Current
8
I
IH
V
IN
= V
IO
= 3.6 V –10 10 µA
Low Level Input Current
8
I
IL
V
IN
= 0 V,
V
IO
= 3.6 V
–10 10 µA
High Level Output Voltage
9
V
OH
I
OUT
= 500 µA 0.8 x V
IO
——V
Low Level Output Voltage
9
V
OL
I
OUT
= –500 µA 0.2 x V
IO
V
Notes:
1. Refer to Register 02h, "Power Configuration" on page 21 for ENABLE bit description.
2. The LNA is automatically switched to higher current mode for optimum sensitivity in low SNR conditions.
3. Analog and digital supply currents are simultaneously adjusted based on SNR level.
4. Stereo and RDS functionality are disabled at low SNR levels.
5. Specifications are guaranteed by characterization.
6. Refer to Section 4.9. "Reset, Powerup, and Powerdown" on page 17.
7. All GPIO pins are grounded.
8. For input pins SCLK, SEN
, SDIO, RST, RCLK, GPIO1, GPIO2, and GPIO3.
9. For output pins SDIO, GPIO1, GPIO2, and GPIO3.
Si4703-B17
6 Confidential Rev. 1.0
N
ot R
ecom
m
ende
d for N
ew D
esi
gns
Figure 1. Reset Timing Parameters for Busmode Select Method 1
Figure 2. Reset Timing Parameters for Busmode Select Method 2
Table 4. Reset Timing Characteristics
Parameter Symbol Test Condition Min Typ Max Unit
RST
, GPIO3 Input to RSTSetup t
SRST
Busmode Select
Method 1*
100 µs
SEN
, SDIO Input to RSTSetup t
SRST
30 ns
SEN
, SDIO, GPIO3 Input to RST
Hold
t
HRST
30 ns
GPIO1, GPIO3 Input to RST

Setup
t
SRST
Busmode Select
Method 2
30 ns
GPIO1, GPIO3 Input to RST
Hold t
HRST
30 ns
*Note: In Busmode Select Method 1, GPIO3 may be left high-Z (minimum pullup 10 M), be left floating, or pulled low to be
backwards compatible with Si4700/01 silicon revision A. If GPIO3 is pulled low then the minimum t
SRST
for RST,
GPIO3 input to RSTsetup is only 30 nS.
70%
30%
SEN
70%
30%
GPIO3
SDIO
70%
30%
t
SRST
RST
t
HRST
70%
30%
GPIO1
70%
30%
GPIO3
70%
30%
t
SRST
RST
t
HRST

SI4703-B17-GM

Mfr. #:
Manufacturer:
Silicon Labs
Description:
Tuners FM receiver with RDS
Lifecycle:
New from this manufacturer.
Delivery:
DHL FedEx Ups TNT EMS
Payment:
T/T Paypal Visa MoneyGram Western Union

Products related to this Datasheet