Function
Bit 7
Reserved Reserved RW 0
Bit 6
PCIEX4 is controlled RW 1
Bit 5
PCIEX3 is controlled RW 0
Bit 4
PCIEX1 is controlled RW 0
Bit 3
Reserved Reserved RW 0
Bit 2
SATACLK is controlled RW 1
Bit 1
PCIEX2 is controlled RW 0
Bit 0
PCIEX0 is controlled RW 0
I
2
C Table: PLL 2 VCO Frequency Control Register
Control
SSP1 RW X
Bit 0
SSP0 RW X
1
Not Controlled Controlled
1
The decimal representation of M and N
Divier in Byte 17 and 18 will configure the
VCO frequency. Default at power up =
Byte 0 Rom table. VCO Frequency =
14.318 x [NDiv(9:0)+8] / [MDiv(5:0)+2]
The decimal representation of M and N
Divier in Byte 17 and 18 will configure the
VCO frequency. Default at power up =
Byte 0 Rom table. VCO Frequency =
14.318 x [NDiv(9:0)+8] / [MDiv(5:0)+2]
Controlled
Not Controlled Controlled
Not Controlled
--
Name Type
M Divider Programming bits
Type
-
-
Byte 19 Pin #
0
0
Spread Spectrum
Programming b(7:0)
These Spread Spectrum bits in Byte 19
and 20 will program the spread
pecentage. It is recommended to use
ICS Spread % table for spread
programming.
PWDName Type 0 1
PWD
PWD01
PWD
Pin #Byte 16
-
-
Type
-
-
-
-
Pin # Name
PEREQ2# controls selected
outputs. Outputs controlled
by this pin will be Hi-Z when
PEREQ2# is high.
PEREQ1# controls selected
outputs. Outputs controlled
by this pin will be Hi-Z when
PEREQ1# is high.
-
-
-
-
-
-
Byte 17
-
-
-
-
-
-
-
-
-
-
Pin # Name
-
-
-
-
-
-
-
N Divider Programming
b(8:0)
-
Byte 18
Controlled
Controlled
Controlled
-
Not Controlled
Not Controlled
Not Controlled
-