AD5308/AD5318/AD5328
Rev. F | Page 8 of 28
PIN CONFIGURATION AND FUNCTION DESCRIPTIONS
1
2
3
4
5
6
7
8
16
15
14
13
12
11
10
9
SYNC
V
DD
V
OUT
A
V
OUT
D
V
OUT
C
V
OUT
B
LDAC
DIN
GND
V
OUT
H
V
OUT
E
REF
ABCD V
REF
EFGH
V
OUT
F
V
OUT
G
SCLK
AD5308/
AD5318/
AD5328
TOP VIEW
(Not to Scale)
02812-003
Figure 3. Pin Configuration
Table 5. Pin Function Descriptions
Pin No. Mnemonic Description
1
LDAC
This active low control input transfers the contents of the input registers to their respective DAC registers. Pulsing
this pin low allows any or all DAC registers to be updated if the input registers have new data. This allows simul-
taneous updates of all DAC outputs. Alternatively, this pin can be tied permanently low.
2
SYNC
Active Low Control Input. This is the frame synchronization signal for the input data. When SYNC goes low, it
powers on the SCLK and DIN buffers and enables the input shift register. Data is transferred in on the falling edges
of the following 16 clocks. If SYNC
is taken high before the 16th falling edge, the rising edge of SYNC acts as an
interrupt and the write sequence is ignored by the device.
3 V
DD
Power Supply Input. These parts can be operated from 2.5 V to 5.5 V, and the supply should be decoupled with a 10 μF
capacitor in parallel with a 0.1 μF capacitor to GND.
4 V
OUT
A Buffered Analog Output Voltage from DAC A. The output amplifier has rail-to-rail operation.
5 V
OUT
B Buffered Analog Output Voltage from DAC B. The output amplifier has rail-to-rail operation.
6 V
OUT
C Buffered Analog Output Voltage from DAC C. The output amplifier has rail-to-rail operation.
7 V
OUT
D Buffered Analog Output Voltage from DAC D. The output amplifier has rail-to-rail operation.
8 V
REF
ABCD
Reference Input Pin for DACs A, B, C, and D. It can be configured as a buffered, unbuffered, or V
DD
input to the four
DACs, depending on the state of the BUF and V
DD
control bits. It has an input range from 0.25 V to V
DD
in unbuffered
mode and from 1 V to V
DD
in buffered mode.
9 V
REF
EFGH
Reference Input Pin for DACs E, F, G, and H. It can be configured as a buffered, unbuffered, or V
DD
input to the four
DACs, depending on the state of the BUF and V
DD
control bits. It has an input range from 0.25 V to V
DD
in unbuffered
mode and from 1 V to V
DD
in buffered mode.
10 V
OUT
E Buffered Analog Output Voltage from DAC E. The output amplifier has rail-to-rail operation.
11 V
OUT
F Buffered Analog Output Voltage from DAC F. The output amplifier has rail-to-rail operation.
12 V
OUT
G Buffered Analog Output Voltage from DAC G. The output amplifier has rail-to-rail operation.
13 V
OUT
H Buffered Analog Output Voltage from DAC H. The output amplifier has rail-to-rail operation.
14 GND Ground Reference Point for All Circuitry on the Part.
15 DIN
Serial Data Input. This device has a 16-bit shift register. Data is clocked into the register on the falling edge of the
serial clock input. The DIN input buffer is powered down after each write cycle.
16 SCLK
Serial Clock Input. Data is clocked into the input shift register on the falling edge of the serial clock input. Data can
be transferred at rates up to 30 MHz. The SCLK input buffer is powered down after each write cycle.
