PDF: 09005aef80f09084/Source: 09005aef80f09068 Micron Technology, Inc., reserves the right to change products or specifications without notice.
HTF16C64_128_256x64AG.fm - Rev. D 5/06 EN
13 ©2003 Micron Technology, Inc. All rights reserved.
512MB, 1GB, 2GB: (x64, DR) 240-Pin DDR2 SDRAM UDIMM
Serial Presence-Detect
Serial Presence-Detect
SPD Clock and Data Conventions
Data states on the SDA line can change only during SCL LOW. SDA state changes during
SCL HIGH are reserved for indicating start and stop conditions (Figures 4 and 5 on
page 14).
SPD Start Condition
All commands are preceded by the start condition, which is a HIGH-to-LOW transition
of SDA when SCL is HIGH. The SPD device continuously monitors the SDA and SCL
lines for the start condition and will not respond to any command until this condition
has been met.
SPD Stop Condition
All communications are terminated by a stop condition, which is a LOW-to-HIGH tran-
sition of SDA when SCL is HIGH. The stop condition is also used to place the SPD device
into standby power mode.
SPD Acknowledge
Acknowledge is a software convention used to indicate successful data transfers. The
transmitting device, either master or slave, will release the bus after transmitting 8 bits.
During the ninth clock cycle, the receiver will pull the SDA line LOW to acknowledge that
it received the 8 bits of data (Figure 6 on page 14).
The SPD device will always respond with an acknowledge after recognition of a start
condition and its slave address. If both the device and a WRITE operation have been
selected, the SPD device will respond with an acknowledge after the receipt of each
subsequent 8-bit word. In the read mode the SPD device will transmit 8 bits of data,
release the SDA line and monitor the line for an acknowledge. If an acknowledge is
detected and no stop condition is generated by the master, the slave will continue to
transmit data. If an acknowledge is not detected, the slave will terminate further data
transmissions and await the stop condition to return to standby power mode.
PDF: 09005aef80f09084/Source: 09005aef80f09068 Micron Technology, Inc., reserves the right to change products or specifications without notice.
HTF16C64_128_256x64AG.fm - Rev. D 5/06 EN
14 ©2003 Micron Technology, Inc. All rights reserved.
512MB, 1GB, 2GB: (x64, DR) 240-Pin DDR2 SDRAM UDIMM
Serial Presence-Detect
Figure 4: Data Validity
Figure 5: Definition of Start and Stop
Figure 6: Acknowledge Response From Receiver
SCL
SDA
Data stable
Data change
Data stable
SCL
SDA
Start
bit
Stop
bit
SCL from master
Data output
from transmitter
Data output
from receiver
Acknowledge
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
PDF: 09005aef80f09084/Source: 09005aef80f09068 Micron Technology, Inc., reserves the right to change products or specifications without notice.
HTF16C64_128_256x64AG.fm - Rev. D 5/06 EN
15 ©2003 Micron Technology, Inc. All rights reserved.
512MB, 1GB, 2GB: (x64, DR) 240-Pin DDR2 SDRAM UDIMM
Serial Presence-Detect
Figure 7: SPD EEPROM Timing Diagram
Table 11: EEPROM Device Select Code
The most significant bit (b7) is sent first
Select Code
Device Type Identifier Chip Enable RW
b7 b6 b5 b4 b3 b2 b1 b0
Memory area select code (two arrays)
1 0 1 0 SA2 SA1 SA0 RW
Protection register select code
0 1 1 0 SA2 SA1 SA0 RW
Table 12: EEPROM Operating Modes
Mode RW Bit WC Bytes Initial Sequence
Current address READ
1V
IH or VIL 1
Start, device select, RW
= 1
Random address READ
0VIH or VIL 1
Start, device select, RW
= 0, address
1V
IH or VIL 1
Restart, device select, RW
= 1
Sequential READ
1VIH or VIL 1
Similar to current or random address READ
Byte WRITE
0V
IL 1
Start, device select, RW
= 0
Page WRITE
0VIL 16
Start, device select, RW
= 0
SCL
SDA In
SDA Out
t
LOW
t
SU:STA
t
HD:STA
t
F
t
HIGH
t
R
t
BUF
t
DH
t
AA
t
SU:STO
t
SU:DAT
t
HD:DAT
UNDEFINED

MT16HTF25664AY-667EA3

Mfr. #:
Manufacturer:
Micron
Description:
MODULE DDR2 SDRAM 2GB 240UDIMM
Lifecycle:
New from this manufacturer.
Delivery:
DHL FedEx Ups TNT EMS
Payment:
T/T Paypal Visa MoneyGram Western Union