PCF2003 All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2015. All rights reserved.
Product data sheet Rev. 1 — 20 October 2015 15 of 30
NXP Semiconductors
PCF2003
32 kHz watch circuit with programmable adaptive motor pulse
• State 1: quartz crystal oscillator frequency divided by 1024; state 1 starts with a pulse
to V
P
and ends with a second pulse to V
P
• State 2: inhibition time has a value of n 0.122 ms. A signal with periodicity of
31.25 ms + n 0.122 ms appears at pad RESET and as current modulation at
pad V
DD
(see Figure 11 and Figure 12)
7.11 Customer testing
Connecting pad RESET to V
SS
activates the test mode. In this test mode, the motor
output frequency is 8 Hz; the duty cycle reduction and battery check occurs every second,
instead of every 4 minutes.
8. Safety notes
Fig 11. Output waveform at pad RESET for instruction state 2
V
DD(nom)
: nominal supply voltage.
Fig 12. Supply voltage modulation for starting and stopping of instruction state 2
PJZ
9
''
9
66
PVLQKLELWLRQWLPH
9
2GLI
9
''
9
3SURJVWDUW
9
3PRG
9
3SURJVWRS
W
W
SVWDUW
W
9
66
9
''QRP
PJX
W
SVWRS
CAUTION
This device is sensitive to ElectroStatic Discharge (ESD). Observe precautions for handling
electrostatic sensitive devices.
Such precautions are described in the ANSI/ESD S20.20, IEC/ST 61340-5, JESD625-A or
equivalent standards.
CAUTION
Semiconductors are light sensitive. Exposure to light sources can cause the IC to
malfunction. The IC must be protected against light. The protection must be applied to all
sides of the IC.