Table 10: Identify Device (Continued)
See Note 1 for setting definitions
Word Bit(s) Setting Default Value Description
59 15 F 1b 1 = The BLOCK ERASE EXT command is supported.
14 F 0b 1 = The OVERWRITE EXT command is supported.
13 F varies 1 = The CRYPTO SCRAMBLE EXT command is supported.
This bit will be 1 for TCG drives, otherwise 0
12 F 1b 1 = The Sanitize feature set is supported.
11 F 0b Commands allowed during a sanitize operation are as speci-
fied by ACS-2
10 F 0b SANITIZE ANTIFREEZE LOCK EXT command is supported
9 F 0b Reserved
8 V 1b 1 = Multiple sector setting is valid.
7–0 V 00010000b xxh = Current setting for number of logical sectors that shall
be transferred per DRQ data block on READ/WRITE MULTIPLE
commands
60–61 M(F) Varies by capacity Total number of user addressable logical sectors
62 X 0000h Obsolete
63 15–11 F 00000b Reserved
10 V 0b 1 = Multiword DMA mode 2 is selected.
0 = Multiword DMA mode 2 is not selected.
9 V 0b 1 = Multiword DMA mode 1 is selected.
0 = Multiword DMA mode 1 is not selected.
8 V 0b 1 = Multiword DMA mode 0 is selected.
0 = Multiword DMA mode 0 is not selected.
7–3 F 0000b Reserved
2 F 1b 1 = Multiword DMA mode 2 and below are supported.
1 F 1b 1 = Multiword DMA mode 1 and below are supported.
0 F 1b 1 = Multiword DMA mode 0 is supported.
64 15–2 F 00000000000000b Reserved
1–0 F 11b PIO modes supported
65 F 0078h Minimum Multiword DMA transfer cycle time per word
Cycle time in nanoseconds
66 F 0078h Manufacturer's recommended Multiword DMA transfer cycle
time
Cycle time in nanoseconds
67 F 0078h Minimum PIO transfer cycle time without flow control
Cycle time in nanoseconds
68 F 0078h Minimum PIO transfer cycle time with IORDY flow control
Cycle time in nanoseconds
1100 2.5-Inch and M.2 NAND Flash SSD
Device ID
CCMTD-1725822587-10292
1100_ssd.pdf - Rev. C 12/16 EN
17
Micron Technology, Inc. reserves the right to change products or specifications without notice.
© 2015 Micron Technology, Inc. All rights reserved.
