1
FN8127.4
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.
1-888-INTERSIL or 1-888-468-3774
| Intersil (and design) is a trademark of Intersil Americas LLC.
Copyright Intersil Americas LLC. 2005-2006, 2015. All Rights Reserved
All other trademarks mentioned are the property of their respective owners.
X5083
CPU Supervisor with 8Kbit SPI EEPROM
This device combines four popular functions, Power-on Reset
Control, Watchdog Timer, Supply Voltage Supervision, and
Block Lock Serial EEPROM Memory in one package. This
combination lowers system cost, reduces board space
requirements, and increases reliability.
Applying power to the device activates the power-on reset
circuit which holds RESET
active for a period of time. This
allows the power supply and oscillator to stabilize before the
processor can execute code.
The Watchdog Timer provides an independent protection
mechanism for microcontrollers. When the microcontroller fails to
restart a timer within a selectable time out interval, the device
activates the RESET
signal. The user selects the interval
from three preset values. Once selected, the interval does
not change, even after cycling the power.
The device’s low V
CC
detection circuitry protects the user’s
system from low voltage conditions, resetting the system
when V
CC
falls below the minimum V
CC
trip point. RESET is
asserted until V
CC
returns to the proper operating level and
stabilizes. Five industry standard V
TRIP
thresholds are
available, however, Intersil’s unique circuits allow the threshold
to be reprogrammed to meet custom requirements or to fine-
tune the threshold for applications requiring higher precision.
Pinouts
8 LD TSSOP
8 LD SOIC, 8 LD PDIP
Features
•Low V
CC
detection and reset assertion
- Four standard reset threshold voltages
4.63V, 4.38V, 2.93V, 2.63V
- Re-program low V
CC
reset threshold voltage using
special programming sequence
- Reset signal valid to V
CC
= 1V
Selectable time out watchdog timer
Long battery life with low power consumption
- <50µA max standby current, watchdog on
- <1µA max standby current, watchdog off
- <400µA max active current during read
8Kbits of EEPROM
Save critical data with Block Lock
memory
- Block lock first or last page, any 1/4 or lower 1/2 of
EEPROM array
Built-in inadvertent write protection
- Write enable latch
- Write protect pin
SPI Interface - 3.3MHz clock rate
Minimize programming time
- 16 byte page write mode
- 5ms write cycle time (typical)
SPI modes (0,0 & 1,1)
Available packages
- 8 Ld TSSOP, 8 Ld SOIC, 8 Ld PDIP
Pb-free plus anneal available (RoHS compliant)
Applications
Communications Equipment
- Routers, Hubs, Switches
- Set Top Boxes
Industrial Systems
- Process Control
- Intelligent Instrumentation
Computer Systems
- Desktop Computers
- Network Servers
Battery Powered Equipment
SCK
SI
V
SS
WP
V
CC
CS/WDI
SO
1
2
3
4
8
7
6
5
X5083
RESET
N
O
L
O
N
G
E
R
A
V
A
I
L
A
B
L
E
O
R
S
U
P
P
O
R
T
E
D
X5083
CS
/WDI
WP
SO
1
2
3
4
RESET
8
7
6
5
V
CC
V
SS
SCK
SI
Data Sheet November 12, 2015
2
FN8127.4
November 12, 2015
Typical Application
Block Diagram
uC
RESET
CS
SCK
SI
SO
WP
VCC
VSS
RESET
SPI
VCC
VSS
X5083
2.7-5.0V
10K
WATCHDOG
TIMER
COMMAND
DECODE &
CONTROL
LOGIC
SI
SO
SCK
CS
/WDI
V
CC
POR AND LOW
GENERATION
V
TRIP
+
-
RESET (X5083)
VOLTAGE RESET
PROTECT LOGIC
8KBITS
EEPROM
WATCHDOG
DETECTOR
WP
ARRAY
STATUS
REGISTER
TRANSITION
RESET
RESET & WATCHDOG
TIMEBASE
X5083
STANDARD V
TRIP
LEVEL SUFFIX
4.63V (+/-2.5%) -4.5A
4.38V (+/-2.5%) -4.5
2.93V (+/-2.5%) -2.7A
2.63V (+/-2.5%) -2.7
See “Ordering Information” on page 3 for
more details
For Custom Settings, call Intersil.
X5083
3
FN8127.4
November 12, 2015
Pin Description
Ordering Information
PART NUMBER RESET (ACTIVE LOW)
(Note 1)
PART
MARKING
V
CC
RANGE
(V)
V
TRIP
RANGE
(V)
TEMPERATURE
RANGE (°C)
PACKAGE
(RoHS Compliant)
PKG.
DWG. #
X5083PIZ-4.5A (No longer available or
supported)
X5083P ZAM
4.5-5.5 4.5-4.75
-40 to 85 8 Ld PDIP* MDP0031
X5083S8Z-4.5A X5083 ZAL 0 to 70 8 Ld SOIC M8.15E
X5083S8IZ-4.5A (Note 2) X5083 ZAM -40 to 85 8 Ld SOIC M8.15E
X5083S8Z X5083 Z
4.5-5.5 4.25-4.5
0 to 70 8 Ld SOIC M8.15E
X5083S8IZ (Note 2) X5083 ZI -40 to 85 8 Ld SOIC M8.15E
X5083V8IZ (No longer available,
recommended replacement:
X5083S8IZ)
583 IZ -40 to 85 8 Ld TSSOP M8.173
X5083S8Z-2.7A X5083 ZAN
2.7-5.5 2.85-3.0
0 to 70 8 Ld SOIC M8.15E
X5083S8IZ-2.7A* X5083 ZAP -40 to 85 8 Ld SOIC M8.15E
X5083S8Z-2.7* X5083 ZF
2.7-5.5 2.55-2.7
0 to 70 8 Ld SOIC M8.15E
X5083S8IZ-2.7* X5083 ZG -40 to 85 8 Ld SOIC M8.15E
X5083V8IZ-2.7 (No longer available,
recommended replacement:
X5083S8IZ-2.7)
583 GZ -40 to 85 8 Ld TSSOP M8.173
NOTE:
1. Intersil Pb-free plus anneal products employ special Pb-free material sets; molding compounds/die attach materials and 100% matte tin plate
termination finish, which are RoHS compliant and compatible with both SnPb and Pb-free soldering operations. Intersil Pb-free products are
MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.
2. *Add "-T1" suffix for tape and reel.
*Pb-free PDIPs can be used for through hole wave solder processing only. They are not intended for use in Reflow solder processing applications.
PIN
(SOIC/
PDIP)
PIN
TSSOP NAME FUNCTION
13CS
/WDI Chip Select Input. CS HIGH, deselects the device and the SO output pin is at a high impedance state. Unless a
nonvolatile write cycle is underway, the device will be in the standby power mode. CS
LOW enables the device,
placing it in the active power mode. Prior to the start of any operation after power-up, a HIGH to LOW transition
on CS
is required.
Watchdog Input. A HIGH to LOW transition on the WDI pin restarts the Watchdog timer. The absence of a HIGH
to LOW transition within the watchdog time out period results in RESET
going active.
24SOSerial Output. SO is a push/pull serial data output pin. A read cycle shifts data out on this pin. The falling edge of the
serial clock (SCK) clocks the data out.
57SISerial Input. SI is a serial data input pin. Input all opcodes, byte addresses, and memory data on this pin. The rising edge
of the serial clock (SCK) latches the input data. Send all opcodes (Table 1), addresses and data MSB first.
68SCKSerial Clock. The Serial Clock controls the serial bus timing for data input and output. The rising edge of SCK latches in
the opcode, address, or data bits present on the SI pin. The falling edge of SCK changes the data output on the SO pin.
35WP
Write Protect. When WP is LOW, nonvolatile write operations to the memory are prohibited. This “Locks” the
memory to protect it against inadvertent changes when WP
is HIGH, the device operates normally.
46V
SS
Ground
82V
CC
Supply Voltage
7 1 RESET
Reset Output. RESET is an active LOW, open drain output which goes active whenever V
CC
falls below the
minimum V
CC
sense level. It will remain active until V
CC
rises above the minimum V
CC
sense level for 250ms.
RESET
goes active if the watchdog timer is enabled and CS remains either HIGH or LOW longer than the selectable
watchdog time out period. A falling edge of CS
will reset the watchdog timer. RESET goes active on power-up at
about 1V and remains active for 250ms after the power supply stabilizes.
X5083

X5083S8IZ-2.7AT1

Mfr. #:
Manufacturer:
Renesas / Intersil
Description:
Supervisory Circuits CPU SUP/WDT 8K SPI EE RST LW 2 7-3 6V
Lifecycle:
New from this manufacturer.
Delivery:
DHL FedEx Ups TNT EMS
Payment:
T/T Paypal Visa MoneyGram Western Union