OMO ElectronicOMO Electronic
Expand menu
Hello, Sign inMy Account
0 Cart

KAF-16200-ABA-CD-B2

P1-P3P4-P6P7-P9P10-P12P13-P15P16-P18P19-P21P22-P22
KAF−16200
www.onsemi.com
16
OPERATION
Table 7. ABSOLUTE MAXIMUM RATINGS
Description Symbol Minimum Maximum Units Notes
Diode Pin Voltages V
diode
–0.5 +20.0 V 1, 2
Gate Pin Voltages V
gate1
−14.3 +14.5 V 1, 3
Reset Gate Pin Voltages V
RG
−0.5 +14.5 V 1
Overlapping Gate Voltages V
1−2
−14.3 +14.5 V 4
Non−Overlapping Gate Voltages V
o−o
−14.3 +14.5 V 5
Output Bias Current I
out
−30 mA 6
LOD Diode Voltage V
LOD
−0.5 +13.5 V 1
Operating Temperature T
OP
0 60 °C 7
Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality
should not be assumed, damage may occur and reliability may be affected.
1. Referenced to pin SUB.
2. Includes pins: RD, VDD, VSS, VOUT.
3. Includes pins: V1, V2, H1, H1L, H2, H2L, OG.
4. Voltage difference between overlapping gates. Includes: V1 to V2, H1/H1L to H2, H1L to OG, V1 to H2.
5. Voltage difference between non−overlapping gates. Includes: V1 to H1/H1L.
6. Avoid shorting output pins to ground or any low impedance source during operation. Amplifier bandwidth increases at higher currents and
lower load capacitance at the expense of reduced gain (sensitivity). Operation at these values will reduce MTTF (Mean Time to Failure).
7. Noise performance will degrade at higher temperatures.
Power−Up Sequence
The sequence chosen to perform an initial power−up is not
critical for device reliability. A coordinated sequence may
minimize noise and the following sequence is
recommended:
1. Connect the ground pins (VSUB).
2. Supply the appropriate biases and clocks to the
remaining pins.
Table 8. DC BIAS OPERATING CONDITIONS
Description Symbol Minimum Nominal Maximum Units Notes
Reset Drain RD 11.3 11.5 11.7 V
Output Amplifier Return VSS 0.7 V
Output Amplifier Supply VDD 14.5 15.0 V
Substrate SUB 0 V
Output Gate OG −2.3 −2.5 −2.7 V
Lateral Drain/Guard LOD 10.8 11.0 11.2 V
Video Output Load Current I
OUT
−5 −10 mA 1
1. An output load sink must be applied to each of the four VOUT pins to activate output amplifier – see Figure 4.
KAF−16200
www.onsemi.com
17
AC Operating Conditions
Table 9. CLOCK LEVELS
Description Symbol Level Minimum Nominal Maximum Units
Effective
Capacitance
Notes
Vertical CCD Clock
−Phase 1
V1
Low −8.8 −9.0 −9.2 V
1, 2, 3
High 2.3 2.5 2.7 V
Vertical CCD Clock
−Phase 2
V2
Low −8.8 −9.0 −9.2 V
1, 2, 3
High 3.3 3.5 3.7 V
Horizontal CCD
Clock − Phase 1
H1
Low −3.8 −4.0 −4.2 V
1, 2, 3
High 1.8 2.0 2.2 V
Horizontal CCD
Clock − Phase 2
H2
Low −3.8 −4.0 −4.2 V
1, 2, 3
High 1.8 2.0 2.2 V
Horizontal CCD
Clock − Phase 1
(Last)
H1L
Low −5.8 −6.0 −6.2 V
1, 2, 3
High 1.8 2.0 2.2 V
Reset Gate RG
Low 0.8 1.0 1.2 V
1, 2, 3
High 7.8 8.0 8.2 V
1. All pins draw less than 10 A DC current.
2. Capacitance values relative to SUB (substrate).
3. Capacitance values of left and right pins combined where appropriate.
KAF−16200
www.onsemi.com
18
TIMING
Table 10. REQUIREMENTS AND CHARACTERISTICS
Description Symbol Minimum Nominal Maximum Units Notes
H1, H2 Clock Frequency f
H
24 MHz 1, 2
V1, V2 Rise, Fall Times t
V1r
, t
V1f
2
ms
V1 − V2 Cross−Over V
VCR
0 1 2 V
H1 − H2 Cross−Over V
HCR
−2 −1 0 V
H1L Rise − H2 Fall Crossover V
H1LCR
−1 V
Vccd to Hccd Transfer T
vh
5
ms
V1, V2 Clock Pulse Width t
V
8
ms
Pixel Period (1 Count) t
e
41.67 ns 2
Line Time t
line
219
ms
Readout Time t
readout
0.81 s 3
Frame Rate t
frame
1.23 fps
Integration Time t
int
4
1. 50% duty cycle values.
2. CTE will degrade above the nominal frequency.
3. t
readout
= t
line
* 3695 lines
4. Integration time is user specified.
Edge Alignment
Figure 18. Detail of Vertical Clock Timing
V1
V2
Tvhigh
Tvrise
Tvrise
Tvcross
Vvcr
Tvhigh
Tvhcte
Hccd
clock
Tv-h = 2*Tvhigh+2*Tvrise+Tvcross+TvhCTE
Hccd
clock
The falling edge of V1 transfers charge between rows. The
falling edge of V2 transfers the Vccd charge packet from V2
into Hccd phase H1. To allow for full charge transfer from
the Vccd to the Hccd, a delay tv
hcte
is required between the
falling edge of V2 and the start of Hccd clocking.
P1-P3P4-P6P7-P9P10-P12P13-P15P16-P18P19-P21P22-P22

KAF-16200-ABA-CD-B2

Mfr. #:
Buy KAF-16200-ABA-CD-B2
Manufacturer:
ON Semiconductor
Description:
IC CCD IMAGE SENS 16.2MP 32CDIP
Lifecycle:
New from this manufacturer.
Delivery:
DHL FedEx Ups TNT EMS
Payment:
T/T Paypal Visa MoneyGram Western Union

Products related to this Datasheet