22
FN2967.4
October 2, 2015
82C37A
FIGURE 11. MEMORY-TO-MEMORY TRANSFER
FIGURE 12. READY
NOTE: READY must not transition during the specified setup and hold times.
Timing Waveforms (Continued)
S0
(33)
TCLSH
CLK
S11 S12 S13 S14 S21 S22 S23 S24 S11/SI
ADSTB
A0-A7
DB0-DB7
MEMR
MEMW
EOP
EXT EOP
(34)
TCLSL
(7)
TAHS
TFAAB (22)
TASS (11)
TFADB (24)
(5) TAFDB
INA8-A15
(16) TDCTR
TFAC (23)
TFAC (23)
ADDRESS VALID ADDRESS VALID
(33)
TCLSH
(34)
TCLSL
TWHSH
(60)
TCLSH
(33)
TAFAB
(3)
TAFC
(4)
TAFC
(4)
(59) TRHSH
TAHS
(7)
A8-A15
(24)
TFADB
TIDH (26)
TIDS
(27)
TAFDB
(5)
TDCL
(15)
TDCL
(15)
TDCTW (17)
TAK
(9)
TAK
(9)
OUT
TEPW
(21)
TEPS (20)
(19) TEPH
EXTENDED WRITE
TOVD
(29)
TODH (28)
TAZRL
(64)
TDCL
(15)
TAS S
(11)
CLK
EXTENDED WRITE
(16)
TDCTR
S4SWSWS3S2
(15)
TDCL
(15)
TDCL
(15)TDCL
(31)TRH
(32)TRS
TRH
(32)TRS
(17)
TDCTW
READ
WRITE
READY
(31)
82C37A
23
FN2967.4
October 2, 2015
82C37A
AC Test Circuits AC Testing Input, Output Waveforms
FIGURE 13. COMPRESSED TRANSFER
FIGURE 14. RESET
Timing Waveforms (Continued)
CLK
S4S2
(10)
TAS M
(15)
TDCL
TRLRHC
(40)
TDCTR
(16)
TDCL
(15)
(10)
TASM
TDCTR
(16)
TDCTW
(17)
TRH (31)
TRS (32)
S2 S4
TRS (32)
TRH (31)
TDCTW
(17)
A0-A7
READ
WRITE
READY
VALID VALID
(48) TRSTD
(50) TRSTW
(49) TRSTS
IOR
OR IOW
RESET
V
CC
TEST CONDITION DEFINITION TABLE
PINS V1 R1 C1
All Outputs Except EOP
1.7V 520 100pF
EOP
V
CC
1.6k 50pF
TEST POINT
R1
V1
C1 (NOTE)
OUTPUT FROM
DEVICE UNDER
TEST
NOTE: Includes STRAY and FIXTURE Capacitance
NOTE: AC Testing: All AC Parameters tested as per test circuits.
Input RISE and FALL times are driven at Ins/V. CLK input
must switch between VIHC +0.4V and VILC -0.4V
VOH
VO -0.45
0.45
VOL
OUTPUT
L OR H Z
VOH
2.0V
0.8V
VOL
INPUT
Z L OR H
VIH + 0.4V
VIL - 0.4V
1.5V 1.5V
VOH
VOL
OUTPUT
OUTPUT
82C37A
24
FN2967.4
October 2, 2015
Burn-In Circuits
MD82C37A CERDIP
MR82C37A CLCC
NOTES:
3. V
CC
= 5.5V 0.5V
4. VIH = 4.5V 10%
5. VIL = -0.2V to 0.4V
6. GND = 0V
7. R1 = 1.2k 5%
8. R2 = 47k 5%
9. C1 = 0.01F minimum
10. C2 = 0.1F minimum
11. D1 = 1N4002
12. F0 = 100kHz 10%
13. F1 = F0/2, F2 = F1/2,..., F15 = F14/2
14. DO0 - DO6 are outputs from the 82C82 Octal Latching Bus Driver
DO5
VCC/2
VCC/2
VCC/2
A
DO5
VCC/2
VCC/2
VCC/2
DO5
F1
DO6
VCC/2
F12
F13
F14
F15
GND
VCC
33
34
35
36
37
38
40
32
31
30
29
24
25
26
27
28
21
22
23
13
2
3
4
5
6
7
8
9
10
11
12
14
15
16
17
18
19
20
39
1
VCC/2
VCC/2
VCC/2
A
VCC
DO1
VCC
DO0
B
DO2
DO3
DO4
F10
VCC/2
VCC/2
F8
DO4
F7
VCC/2
VCC/2
F9
R1
R1
R1
R1
R1
R1
R2
R1
R2
R2
R2
R2
R2
R2
R1
R1
R2
R2
R2
R1
R2
R1
R1
R1
R1
R3
R1
R1
R1
R2
R2
R2
R2
R1
R1
R1
R1
R1
VCC/2
VCC/2
F8
F14
F13
F12
VCC/2
F15
GND
DO4
OPEN
DO5
VCC/2
VCC/2
DO5
F1
D06
VCC/2
OPEN
VCC/2
14
13
12
11
10
9
8
7
17
16
15
25
30
35
39
38
37
36
33
34
32
31
29
46 3
1
40414243
44
A
VCC/2
VCC/2
VCC/2
VCC/2
VCC/2
VCC/2
A
V
CC
DO1
B
DO2
DO3
DO4
F10
F9
V
CC
VCC/2
V
CC
DO5
OPEN
OPEN
DO4
2827262524232221201918
V
CC
V
CC
D1
C1C1
AB
82C37A

IS82C37A-5

Mfr. #:
Manufacturer:
Renesas / Intersil
Description:
Interface - I/O Expanders DMA CONTROLLER IC -4 0+85C 5.0V 5.0MHZ DM
Lifecycle:
New from this manufacturer.
Delivery:
DHL FedEx Ups TNT EMS
Payment:
T/T Paypal Visa MoneyGram Western Union

Products related to this Datasheet