SEMICONDUCTOR TECHNICAL DATA
Order this document
by MPC9351/D
1
REV 1
Motorola, Inc. 2001
06/01
The MPC9351 is a 2.5V and 3.3V compatible, PLL based clock
generator targeted for high performance clock distribution systems. With
output frequencies of up to 200 MHz and a maximum output skew of 150
ps the MPC9351 is an ideal solution for the most demanding clock tree
designs. The device offers 9 low skew clock outputs, each is configurable
to support the clocking needs of the various high-performance
microprocessors including the PowerQuicc II integrated communication
microprocessor. The extended temperature range of the MPC9351
supports telecommunication and networking requirements.The devices
employs a fully differential PLL design to minimize cycle-to-cycle and
long-term jitter.
Features
9 outputs LVCMOS PLL clock generator
25 - 200 MHz output frequency range
Fully integrated PLL
2.5V and 3.3V compatible
Compatible to various microprocessors such as PowerQuicc II
Supports networking, telecommunications and computer applications
Configurable outputs: divide-by-2, 4 and 8 of VCO frequency
LVPECL and LVCMOS compatible inputs
External feedback enables zero-delay configurations
Output enable/disable and static test mode (PLL enable/disable)
Low skew characteristics: maximum 150 ps output-to-output
Cycle-to-cycle jitter max. 22 ps RMS
32 lead LQFP package
Ambient Temperature Range –40°C to +85°C
Functional Description
The MPC9351 utilizes PLL technology to frequency and phase lock its outputs onto an input reference clock. Normal operation
of the MPC9351 requires a connection of one of the device outputs to the EXT_FB input to close the PLL feedback path. The
reference clock frequency and the output divider for the feedback path determine the VCO frequency. Both must be selected to
match the VCO frequency range. With available output dividers of divide-by-2, divide-by-4 and divide-by-8 the internal VCO of the
MPC9351 is running at either 2x, 4x or 8x of the reference clock frequency. The frequency of the QA, QB, QC and QD outputs is
either the one half, one fourth or one eighth of the selected VCO frequency and can be configured for each output bank using the
FSELA, FSELB, FSELC and FSELD pins, respectively. The available output to input frequency ratios are 4:1, 2:1, 1:1, 1:2 and
1:4. The REF_SEL pin selects the differential LVPECL (PCLK and PCLK
) or the LVCMOS compatible reference input (TCLK).
The MPC9351 also provides a static test mode when the PLL enable pin (PLL_EN) is pulled to logic low state. In test mode, the
selected input reference clock is routed directly to the output dividers bypassing the PLL. The test mode is intended for system
diagnostics, test and debug purpose. This test mode is fully static and the minimum clock frequency specification does not apply.
The outputs can be disabled by deasserting the OE
pin (logic high state). In PLL mode, deasserting OE causes the PLL to loose
lock due to no feedback signal presence at EXT_FB. Asserting OE will enable the outputs and close the phase locked loop, also
enabling the PLL to recover to normal operation. The MPC9351 is fully 2.5V and 3.3V compatible and requires no external loop
filter components. All inputs except PCLK and PCLK
accept LVCMOS signals while the outputs provide LVCMOS compatible
levels with the capability to drive terminated 50 transmission lines. For series terminated transmission lines, each of the
MPC9351 outputs can drive one or two traces giving the devices an effective fanout of 1:18. The device is packaged in a 7x7 mm
2
32-lead LQFP package.
Application Information
The fully integrated PLL of the MPC9351 allows the low skew outputs to lock onto a clock input and distribute it with essentially
zero propagation delay to multiple components on the board. In zero-delay buffer mode, the PLL minimizes phase offset between
the outputs and the reference signal.
FA SUFFIX
LQFP PACKAGE
CASE 873A–02
LOW VOLTAGE
2.5V AND 3.3V PLL
CLOCK GENERATOR
Frees
cale Semiconductor,
I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
nc...
MPC9351
MOTOROLA TIMING SOLUTIONS2
Figure 1. MPC9351 Logic Diagram
GND
QB
VCCO
QA
GND
TCLK
PLL_EN
QD2
VCCO
QD3
GND
QD4
VCCO
QC0
VCCO
QC1
GND
QD0
VCCO
QD1
GND
VCCA
EXT_FB
FSELA
FSELB
FSELC
FSELD
GND
PCLK
25
26
27
28
29
30
31
32
15
14
13
12
11
10
9
12345678
24 23 22 21 20 19 18 17
16
MPC9351
OE
Figure 2. Pinout: 32–Lead Package Pinout (Top View)
REF_SEL
PLL
(pulldown)
EXT_FB
FSELA
QA
REF_SEL
0
1
(pullup)
Ref
FB
200 - 400 MHz
÷2
÷4
÷8
D Q
QB
0
1
0
1
0
1
FSELB
FSELC
(pulldown)
(pulldown)
(pullup)
(pulldown)
PLL_EN
FSELD
D Q
QC1
0
1
D Q
QC0
QD2
0
1
D Q
QD1
QD0
QD4
QD3
OE
(pulldown)
(pulldown)
(pulldown)
(pulldown)
PCLK
PCLK
TCLK
PCLK
The MPC9351 requires an external RC filter for the analog power supply pin VCCA. Please see application section for details.
Frees
cale Semiconductor,
I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
nc...
MPC9351
TIMING SOLUTIONS 3 MOTOROLA
PIN CONFIGURATION
Pin I/O Type Function
PCLK, PCLK Input LVPECL Differential clock reference
Low voltage positive ECL input
TCLK Input LVCMOS Single ended reference clock signal or test clock
EXT_FB Input LVCMOS Feedback signal input, connect to a QA, QB, QC, QD output
REF_SEL Input LVCMOS Selects input reference clock
FSELA Input LVCMOS Output A divider selection
FSELB Input LVCMOS Output B divider selection
FSELC Input LVCMOS Outputs C divider selection
FSELD Input LVCMOS Outputs D divider selection
OE Input LVCMOS Output enable/disable
QA Output LVCMOS Bank A clock output
QB Output LVCMOS Bank B clock output
QC0, QC1 Output LVCMOS Bank C clock outputs
QD0 - QD4 Output LVCMOS Bank D clock outputs
VCCA Supply VCC Positive power supply for the PLL
VCC Supply VCC Positive power supply for I/O and core
GND Supply Ground Negative power supply
FUNCTION TABLE
Control Default 0 1
REF_SEL 0 Selects PCLK as reference clock Selects TCLK as reference clock
PLL_EN 1 Test mode with PLL disabled. The input clock is
directly routed to the output dividers
PLL enabled. The VCO output is routed to the
output dividers
OE 0 Outputs enabled Outputs disabled, PLL loop is open
VCO is forced to its minimum frequency
FSELA 0 QA = VCO ÷ 2 QA = VCO ÷ 4
FSELB 0 QB = VCO ÷ 4 QB = VCO ÷ 8
FSELC 0 QC = VCO ÷ 4 QC = VCO ÷ 8
FSELD 0 QD = VCO ÷ 4 QD = VCO ÷ 8
ABSOLUTE MAXIMUM RATINGS
a
Symbol Characteristics Min Max Unit Condition
V
CC
Supply Voltage -0.3 4.6 V
V
IN
DC Input Voltage -0.3 V
CC
+0.3 V
V
OUT
DC Output Voltage -0.3 V
CC
+0.3 V
I
IN
DC Input Current ±20 mA
I
OUT
DC Output Current ±50 mA
T
S
Storage Temperature -55 150 °C
a. Absolute maximum continuos ratings are those maximum values beyond which damage to the device may occur. Exposure to these conditions
or conditions beyond those indicated may adversely affect device reliability. Functional operation at absolute-maximum-rated conditions is not
implied.
GENERAL SPECIFICATIONS
Symbol Characteristics Min Typ Max Unit Condition
V
TT
Output Termination Voltage V
CC
2 V
MM ESD (Machine Model) 200 V
HBM ESD (Human Body Model) 2000 V
LU Latch–Up 200 mA
C
PD
Power Dissipation Capacitance 10 pF Per output
C
IN
4.0 pF Inputs
Frees
cale Semiconductor,
I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
nc...

MPC9351FA

Mfr. #:
Manufacturer:
IDT
Description:
Clock Drivers & Distribution FSL1-9 LVCMOS/LVPECL LVCMOS PLL Clk Gen
Lifecycle:
New from this manufacturer.
Delivery:
DHL FedEx Ups TNT EMS
Payment:
T/T Paypal Visa MoneyGram Western Union

Products related to this Datasheet