Expand menu
Hello, Sign in
My Account
0
Cart
Home
Products
Sensors
Semiconductors
Passive Components
Connectors
Power
Electromechanical
Optoelectronics
Circuit Protection
Integrated Circuits - ICs
Main Products
Manufacturers
Blog
Services
About OMO
About Us
Contact Us
Check Stock
72V3614L15PF
P1-P3
P4-P6
P7-P9
P10-P12
P13-P15
P16-P18
P19-P21
P22-P24
P25-P27
P28-P30
P31-P32
IDT72V3614 3.3V, CMOS SyncBiFIFO
TM
WITH
BUS-MATCHING AND BYTE SWAPPING 64 x 36 x 2
COMMERCIAL TEMPERATURE RANGE
16
Figure 5. Device Reset and Loading the X Register with the Value of Eight
CLKA
RST
FFA
FFB
EFB
AEA
CLKB
EFA
FS1,FS0
4663 drw 05
t
RSTS
t
RSTH
t
FSH
t
FSS
t
WFF
t
WFF
t
WFF
0,1
t
REF
t
REF
AFA
MBF1
,
MBF2
t
WFF
t
RSF
t
PAE
AEB
AFB
t
PAF
t
PAE
t
PAF
IDT72V3614 3.3V, CMOS SyncBiFIFO
TM
WITH
BUS-MATCHING AND BYTE SWAPPING 64 x 36 x 2
COMMERCIAL TEMPERATURE RANGE
17
NOTE:
1.
SIZ0 = HIGH and SIZ1 = HIGH writes data to the mail2 register
SWAP
MODE
DATA WRITTEN TO FIFO2
DATA READ FROM FIFO2
S
W
1
S
W
0
B35-27
B26-18
B17-B9
B8-B0
A35-27
A26-A18
A17-A9
A8-A0
L
L
AB
C
DAB
C
D
LH
D
C
BAAB
C
D
H
LC
D
ABAB
C
D
HH
B
A
DC
A
B
CD
DATA SWAP TABLE FOR LONG-WORD WRITES TO FIFO2
Figure 7. Port-B Long-Word Write Cycle Timing for FIFO2
Figure 6. Port-A Write Cycle Timing for FIFO1
CLKB
ENB
SW1,
SW0
FFB
W/
R
B
B0-B35
BE
PEFB
ODD/
EVEN
HIGH
4663 drw 07
t
ENS
t
ENS
t
ENS
t
ENH
CSB
SIZ1,
SIZ0
VALID
VALID
t
PDPE
NOT (1,1)
(1)
(0,0)
t
DH
t
DS
t
SZH
t
SZS
t
SZS
t
SZH
t
ENS
t
ENH
t
PPE
(0,0)
t
SWS
t
SWH
4663 drw 06
CLKA
FFA
ENA
A0 - A35
MBA
CSA
W/
R
A
t
CLKH
t
CLKL
t
CLK
t
ENS
t
ENS
t
ENS
t
ENS
t
DS
t
ENH
t
ENH
t
ENH
t
ENH
t
DH
W1
(1)
W2
(1)
t
ENS
t
ENH
t
ENH
t
ENS
No Operation
ODD/
EVEN
PEFA
Valid
Valid
t
PDPE
t
PDPE
HIGH
NOTE:
1.
Written to FIFO1.
IDT72V3614 3.3V, CMOS SyncBiFIFO
TM
WITH
BUS-MATCHING AND BYTE SWAPPING 64 x 36 x 2
COMMERCIAL TEMPERATURE RANGE
18
NOTES:
1.
SIZ0 = HIGH and SIZ1 = HIGH writes data to the mail2 register.
2.
PEFB
indicates parity error for the following bytes: B35-B27 and B26-B18 for Big-Endian bus, and B17-B9 and B-8-B0 for Little-Endian bus.
Figure 8. Port-B Word Write Cycle Timing for FIFO2
DATA WRITTEN TO FIFO2
SWAP
WRITE
DATA READ FROM FIFO2
MODE
NO.
B
I
G-ENDIAN
LITTLE-ENDIAN
S
W
1
S
W
0
B35-27
B26-18
B17-B9
B8-B0
A35-27
A26-A18
A17-A9
A8-A0
LL1
A
B
C
D
A
B
C
D
2C
D
A
B
L
H
1D
CB
AAB
C
D
2B
A
D
C
H
L
1
C
DA
BAB
C
D
2A
B
C
D
HH
1
B
A
D
C
A
B
C
D
2D
C
B
A
DATA SWAP TABLE FOR WORD WRITES TO FIFO2
CLKB
SW1, SW0
ENB
FFB
W/
R
B
BE
HIGH
4663 drw 08
PEFB
ODD/
EVEN
Big
-
Endian
B18-B35
Little-
Endian
B0-B17
SIZ1, SIZ0
CSB
(0, 1)
NOT (1,1)
(1)
t
ENH
t
ENH
t
ENS
t
ENS
t
ENH
t
ENS
t
ENS
t
SWH
t
SZH
t
SZH
t
SZH
t
SZS
t
SZS
t
SZS
t
SZS
t
DS
t
DS
VALID
VALID
t
PDPE
t
PPE
t
DH
t
DH
t
SZH
t
SWS
(0, 1)
P1-P3
P4-P6
P7-P9
P10-P12
P13-P15
P16-P18
P19-P21
P22-P24
P25-P27
P28-P30
P31-P32
72V3614L15PF
Mfr. #:
Buy 72V3614L15PF
Manufacturer:
IDT
Description:
FIFO 64 x 36 x 2 SyncBiFIFO, 3.3V
Lifecycle:
New from this manufacturer.
Delivery:
DHL
FedEx
Ups
TNT
EMS
Payment:
T/T
Paypal
Visa
MoneyGram
Western
Union
Products related to this Datasheet
72V3614L15PF
72V3614L20PF
72V3614L20PF8
72V3614L15PF8
72V3614L12PF8
72V3614L12PF
