AMIS30543
http://onsemi.com
25
Figure 10. Translator Table: Circular and Square
I
Y
I
X
Start = 0
Step 1
Step 2
Step 3
1/4
th
micro step
I
Y
I
X
Start = 0
Step 1
Step 2
Step 3
Uncompensated
half step
I
Y
I
X
Start = 0
Step 1
Step 2
Compensated
half step
Step 3
I
Y
I
X
Start = 0
Step 1
Uncompensated
full step
Step 2
Step 3
I
Y
I
X
Start = 0
Step 1
Compensated full
step, 1 phase on
Step 2
Step 3
I
Y
I
X
Start = 0
Step 1
Compensated full
step, 2 phase on
Step 2
Step 3
Direction
The direction of rotation is selected by means of following
combination of the DIR input pin and the SPIcontrolled
direction bit <DIRCTRL>. (see Table 12 SPI Control
Parameter Overview)
NXT Input
Changes on the NXT input will move the motor current
one step up/down in the translator table (even when the
motor is disabled: <MOTEN> = 0). Depending on the
NXTpolarity bit <NXTP> (see Table 12 SPI Control
Parameter Overview), the next step is initiated either on the
rising edge or the falling edge of the NXT input.
Translator Position
The translator position MSP[8:0] can be read in SPI Status
Register 3 and Status Register 4 (See Table 14 SR3 and
SR4). This is a 9bit number equivalent to the 1/128
th
microstep (see Table 9 “Circular Translator Table”). The
translator position is updated immediately following a NXT
trigger.
NXT
Update
Translator Position
Update
Translator Position
Figure 11. Translator Position Timing Diagram
Synchronization of Step Mode and NXT Input
When step mode is reprogrammed to another resolution
(Figure 12), then this is put in effect immediately upon the
first arriving “NXT” input. If the microstepping resolution
is increased, the coil currents will be regulated to the nearest
microstep, according to the fixed grid of the increased
resolution. If however the microstepping resolution is
decreased, then it is possible to introduce an offset (or phase
shift) in the microstep translator table.
If the step resolution is decreased at a translator table
position that is shared both by the old and new resolution
setting, then the offset is zero and microstepping is
proceeds according to the translator table.
If the translator position is not
shared both by the old and
new resolution setting, then the microstepping proceeds
with an offset relative to the translator table (See Figure 12
right hand side).
AMIS30543
http://onsemi.com
26
Ix
DIR
Iy
Ix
Iy
DIR
NXT1
NXT2
NXT3
NXT4
Halfstep
endpos
1/4
th
step
Change from lower to higher resolution
startpos
PC20070604.6
Iy
Ix
Iy
Ix
DIR
NXT1
NXT2
NXT3
DIR
endpos
Halfstep
1/8
th
step
Change from higher to lower resolution
startpos
Figure 12. NXTStep Mode Synchronization
Left: Change from lower to higher resolution. The lefthand side depicts the ending halfstep position during which a new
step mode resolution was programmed. The righthand side diagram shows the effect of subsequent NXT commands on the
microstep position.
Right: Change from higher to lower resolution. The lefthand side depicts the ending microstep position during which a new
step mode resolution was programmed. The righthand side diagram shows the effect of subsequent NXT commands on the
halfstep position.
Note: It is advised to reduce the microstepping resolution only at microstep positions that overlap with desired microstep
positions of the new resolution.
Programmable PeakCurrent
The amplitude of the current waveform in the motor coils
(coil peak current = I
max
) is adjusted by means of an SPI
parameter “CUR[4:0]” (see Table 12 SPI Control Parameter
Overview). Whenever this parameter is changed, the
coilcurrents will be updated immediately at the next PWM
period. Figure 13 presents the PeakCurrent and Current
Ratings in conjunction to the Current setting CUR[4:0].
2 9 15 250 CUR[4:0]
Peak Current
Current Range 0
CUR[4:0] = 0 > 2
Current Range 1
CUR[4:0] = 3 > 9
Current Range 2
CUR[4:0] = 10 > 15
Current Range 3
CUR[4:0] = 16 > 25
3090 mA
Figure 13. Programmable PeakCurrent Overview
1205 mA
680 mA
305 mA
AMIS30543
http://onsemi.com
27
Speed and Load Angle Output
The SLApin provides an output voltage that indicates the
level of the Backe.m.f. voltage of the motor. This
Backe.m.f. voltage is sampled during every socalled ”coil
current zero crossings”. Per coil, two zerocurrent positions
exist per electrical period, yielding in total four zerocurrent
observation points per electrical period.
V
BEMF
ZOOM
t
V
BB
V
COIL
Voltage Transient
Next
Microstep
Previous
Microstep
Coil Current Zero Crossing
Current Decay
Zero Current
t
t
I
COIL
I
COIL
|V
BEMF
|
Figure 14. Principle of Bemf Measurement
Because of the relatively high recirculation currents in the
coil during current decay, the coil voltage V
COIL
shows a
transient behavior. As this transient is not always desired in
application software, two operating modes can be selected
by means of the bit <SLAT> (see “SLAtransparency” in
Table 12 SPI Control Parameter Overview). The SLA pin
shows in “transparent mode” full visibility of the voltage
transient behavior. This allows a sanitycheck of the
speedsetting versus motor operation and characteristics
and supply voltage levels. If the bit “SLAT” is cleared, then
only the voltage samples at the end of each coil current zero
crossing are visible on the SLApin. Because the transient
behavior of the coil voltage is not visible anymore, this mode
generates smoother Back e.m.f. input for postprocessing,
e.g. by software.
In order to bring the sampled Back e.m.f. to a descent
output level (0 V to 5 V), the sampled coil voltage V
COIL
is
divided by 2 or by 4. This divider is set through an SPI bit
<SLAG>. (see Table 12 SPI Control Parameter Overview)
The following drawing illustrates the operation of the
SLApin and the transparencybit. “PWMsh” and “I
COIL
=
0” are internal signals that define together with SLAT the
sampling and hold moments of the coil voltage.

AMIS30543DBGEVB

Mfr. #:
Manufacturer:
ON Semiconductor
Description:
DAUGHTER BOARD BIP STEP MOTOR
Lifecycle:
New from this manufacturer.
Delivery:
DHL FedEx Ups TNT EMS
Payment:
T/T Paypal Visa MoneyGram Western Union

Products related to this Datasheet