AD80066 Data Sheet
t
OD
t
ADCCLK
t
ADCCLK
ANALOG
INPUTS
CDSCLK1
CDSCLK2
ADCCLK
OUTPUT
DATA
(D[7:0])
PIXEL n (A, B, C)
PIXEL (n + 1) PIXEL (n + 2)
t
AD
t
AD
t
PRA
t
C2C1
t
C1
t
C2
t
C1C2
t
C2ADF
t
C2ADR
t
ADC2
HIGH
BYTE
LOW
BYTE
HIGH
BYTE
LOW
BYTE
HIGH
BYTE
LOW
BYTE
HIGH
BYTE
LOW
BYTE
HIGH
BYTE
LOW
BYTE
HIGH
BYTE
LOW
BYTE
HIGH
BYTE
LOW
BYTE
B(n – 2)
A(n – 2) B(n – 2)
C(n
– 2) C(n
– 2) A(n
– 1)
A(n – 1)
B(n – 1) B(n
– 1) C(n
– 1) C(n
– 1)
A(n) A(n)
B(n) B(n)
08552-004
Figure 4. 3-Channel CDS Mode Timing
CH 1 (n – 2) CH 2 (n – 2) CH 1 (n – 1) CH 2 (n – 1)
CH 1 (n)
ANALOG
INPUTS
CDSCLK1
CDSCLK2
ADCCLK
OUTPUT
DATA
(D[7:0])
PIXEL n
PIXEL (n + 1) PIXEL (n + 2)
t
AD
t
AD
t
PRA
t
C2C1
t
C1
t
ADCCLK
t
ADCCLK
t
C2
t
C1C2
t
C2ADR
t
C2ADF
t
ADC2
HIGH
BYTE
LOW
BYTE
HIGH
BYTE
LOW
BYTE
HIGH
BYTE
LOW
BYTE
HIGH
BYTE
LOW
BYTE
HIGH
BYTE
LOW
BYTE
08552-005
Figure 5. 2-Channel CDS Mode Timing
Rev. B | Page 6 of 20
Data Sheet AD80066
ANALOG
INPUTS
CDSCLK1
PIXEL n
PIXEL (n + 1) PIXEL (n + 2)
CDSCLK2
ADCCLK
OUTPUT
DATA
(D[7:0])
NOTES
1. IN 1-CHANNEL CDS MODE. THE CDSCLK1 FALLING EDGE AND THE CDSCLK2 RISING EDGE MUST OCCUR WHILE ADCCLK IS LOW.
LOW
BYTE
HIGH
BYTE
HIGH
BYTE
LOW
BYTE
HIGH
BYTE
LOW
BYTE
08552-006
t
AD
t
C1
t
AD
t
C2ADR
t
OD
t
C1C2
PIXEL (n – 4)
t
C2ADF
t
ADCCLK
t
ADCCLK
t
C2
PIXEL (n – 4)
PIXEL (n – 3) PIXEL (n – 3) PIXEL (n – 2)
PIXEL (n – 2)
t
C2C1
t
PRB
Figure 6. 1-Channel CDS Mode Timing
PIXEL n (A, B, C, D)
t
AD
t
C2
t
C2ADF
t
ADC2
t
C2ADR
t
ADCCLK
t
ADCCLK
t
OD
C(n – 2)
D(n – 2) D(n – 2)
A(n – 1) A(n – 1)
A(n) A(n) B(n)
B(n)
HIGH
BYTE
LOW
BYTE
HIGH
BYTE
LOW
BYTE
HIGH
BYTE
LOW
BYTE
HIGH
BYTE
LOW
BYTE
HIGH
BYTE
LOW
BYTE
HIGH
BYTE
LOW
BYTE
HIGH
BYTE
LOW
BYTE
t
P
RA
PIXEL
(n +
1
)
ANALOG
INPUTS
CDSCLK2
ADCCLK
OUTPUT
DATA
(D[7:0])
B(n – 1) B(n – 1) C(n – 1) C(n – 1) D(n – 1) D(n – 1)
08552-007
Figure 7. 4-Channel SHA Mode Timing
Rev. B | Page 7 of 20
AD80066 Data Sheet
Rev. B | Page 8 of 20
ANALOG
INPUTS
CDSCLK2
ADCCLK
OUTPUT
DATA
(D[7:0])
t
OD
PIXEL n
t
AD
HIGH BYTE LOW BYTE LOW BYTEHIGH BYTE HIGH BYTE LOW BYTE
PIXEL (n – 4) PIXEL (n – 4) PIXEL (n – 3) PIXEL (n – 3) PIXEL (n – 2) PIXEL (n – 2)
t
C2ADR
t
C2
t
PRB
t
C2ADF
t
ADCCLK
t
ADCCLK
0
8552-008
PIXEL (n + 1)
Figure 8. 1-Channel SHA Mode Timing
t
OD
t
OD
HIGH BYTE
(DB[15:8])
HIGH BYTE
(DB[15:8])
LOW BYTE
(DB[7:0])
LOW BYTE
(DB[7:0])
HIGH BYTE
(DB[15:8])
ADCCLK
OUTPUT DATA
(D[7:0])
LOW BYTE
(DB[7:0])
PIXEL n PIXEL n
0
8552-009
PIXEL (n + 1) PIXEL (n + 1) PIXEL (n + 2) PIXEL (n + 3)
Figure 9. Digital Output Data Timing
t
OD
ADCCLK
OUTPUT DATA
(D[7:0])
PIXEL n PIXEL (n + 1)
HIGH BYTE
(DB[15:8])
HIGH BYTE
(DB[15:8])
HIGH BYTE
(DB[15:8])
08552-010
PIXEL (n + 2)
Figure 10. Single-Byte Mode Digital Output Data Timing
t
LH
D8
D7
D6
D5
D4
D3 D2
D1
D0
t
DS
t
LS
t
DH
A0A2
R/W
SDATA
A1
SCLK
SLOAD
A3
0
8552-011
Figure 11. Serial Write Operation Timing
t
LH
D8 D7 D6 D5 D4 D3 D2 D1 D0
t
RDV
t
LS
A1A3 A2
SDATA
SCLK
S
LOAD
A0
R/W
08552-012
Figure 12. Serial Read Operation Timing

AD80066KRSZRL

Mfr. #:
Manufacturer:
Analog Devices Inc.
Description:
Digital to Analog Converters - DAC Complete 16B CCD/ CIS Signal Processor
Lifecycle:
New from this manufacturer.
Delivery:
DHL FedEx Ups TNT EMS
Payment:
T/T Paypal Visa MoneyGram Western Union

Products related to this Datasheet