14-Bit, 125 MSPS, 1.8 V Dual
Analog-to-Digital Converter
Enhanced Product
Rev. B Document Feedback
Information furnished by Analog Devices is believed to be accurate and reliable. However, no
responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other
rights of third parties that may result from its use. Specifications subject to change without notice. No
license is granted by implication or otherwise under any patent or patent rights of Analog Devices.
Trademarks and registered trademarks are the property of their respective owners.
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781.329.4700 ©2015–2016 Analog Devices, Inc. All rights reserved.
Technical Support www.analog.com
FEATURES
1.8 V analog supply operation
1.8 V CMOS or LVDS outputs
SNR = 74.5 dBFS at 70 MHz
SFDR = 91 dBc at 70 MHz
Low power: 106 mW/channel at 125 MSPS
Differential analog input with 650 MHz bandwidth
IF sampling frequencies to 200 MHz
On-chip voltage reference and sample-and-hold circuit
2 V p-p differential analog input
DNL = ±0.5 LSB at 25°C
Serial port control options
Offset binary, gray code, or twos complement data format
Optional clock duty cycle stabilizer
Integer 1-to-8 input clock divider
Data output multiplex option
Built-in selectable digital test pattern generation
Energy-saving power-down modes
Data clock out with programmable clock and data
alignment
ENHANCED PRODUCT FEATURES
Supports defense and aerospace applications (AQEC
standard)
Military temperature range: −55°C to +125°C
Controlled manufacturing baseline
Qualification data available on request
APPLICATIONS
Communications
Diversity radio systems
Multimode digital receivers
GSM, EDGE, W-CDMA, LTE,
CDMA20
00, WiMAX, TD-SCDMA
I/Q demodulation systems
Smart antenna systems
Broadband data applications
Battery-powered instruments
Handheld scope meters
Portable medical imaging
Ultrasound
Radar/LIDAR
FUNCTIONAL BLOCK DIAGRAM
VIN+A
VIN–A
VREF
SENSE
VCM
RBIAS
VIN–B
VIN+B
ORA
D0A
D13A
DCOA
DRVDD
ORB
D13B
D0B
DCOB
SDIOAGNDAVDD SCLK
SPI
PROGRAMMING DATA
MUX OPTION
PDWN DFSCLK+ CLK–
MODE
CONTROLS
DCS
DUTY CYCLE
STABILIZER
SYNC
DIVIDE
1 TO 8
OEB
CSB
REF
SELECT
ADC
CMOS/LVDS
OUTPUT BUFFER
ADC
CMOS/LVDS
OUTPUT BUFFER
AD9648-EP
NOTES
1. PIN NAMES ARE FOR THE CMOS PIN CONFIGURATION ONLY;
SEE F
IGURE 7 FOR LVDS PIN NAMES.
13386-001
F
igure 1.
PRODUCT HIGHLIGHTS
1. The AD9648-EP operates from a single 1.8 V analog power
supply and features a separate digital output driver supply
to accommodate 1.8 V CMOS or LVDS logic families.
2. The sample-and-hold circuit maintains excellent
performance for input frequencies up to 200 MHz and is
designed for low cost, low power, and ease of use
.
3. A
standard serial port interface supports various produc
t
f
eatures and functions, such as data output formattin
g,
i
nternal clock divider, power-down, DCO/data timing an
d
o
ffset adjustments.
4. The AD9648-EP is packaged in a 64-lead, RoHS-compliant
LFCSP that is pin-compatible with the AD9650/AD9269/
AD9268 16-bit ADC, the AD9258 14-bit ADC, the AD9628/
AD9231 12-bit ADCs, and the AD9608/AD9204 10-bit
ADCs, enabling a simple migration path between 10-bit
and 16-bit converters sampling from 20 MSPS to 125 MSPS.
