AR0331
www.onsemi.com
28
SENSOR FRAME RATE
The time required to read out an image frame (T
FRAME
)
can be derived from the number of clocks required to output
each image and the pixel clock.
The frame-rate is the inverse of the frame period.
fps +
1
T
FRAME
(eq. 3)
The number of clocks can be simplified further into the
following parameters:
The number of clocks required for each sensor row
(line_length_pck)
This parameter also determines the sensor row period
when referenced to the sensor readout clock. (T
ROW
=
line_length_pck x 1/CLK_PIX)
The number of row periods per frame
(frame_length_lines)
An extra delay between frames used to achieve a
specific output frame period (extra_delay)
T
FRAME
+
1
(CLK_PIX)
[frame_length_lines line_length_pck ) extra_delay] (eq. 4)
Figure 28. Frame Period Measured in Clocks
Row Period (T
ROW
)
line_length_pck will determine the number of clock
periods per row and the row period (T
ROW
) when combined
with the sensor readout clock. line_length_pck includes
both the active pixels and the horizontal blanking time per
row. The sensor utilizes two readout paths, as seen in
Figure 21, allowing the sensor to output two pixels during
each pixel clock.
The minimum line_length_pck is defined as the
maximum of the following three equations:
ADC Readout Limitation:
line_length_pck 1100
(eq. 5)
Digital Readout Limitation:
1
3
ƪ
x_addr_end–x_addr_start ) 1
(x_odd_inc ) 1) 0.5
ƫ
(eq. 6)
Output Interface Limitations:
1
2
ƪ
x_addr_end–x_addr_start ) 1
(x_odd_inc ) 1) 0.5
ƫ
) 96
(eq. 7)
Row Periods Per Frame
frame_length_lines determines the number of row periods
(T
ROW
) per frame. This includes both the active and
blanking rows. The minimum vertical blanking value is
defined by the number of OB rows read per frame, two
embedded data rows, and two blank rows. A minimum
number of idle rows equal to the T2 integration time should
be added in HDR mode to allow for changes in integration
time by an auto exposure algorithm. For example, if the
coarse integration time is 320 lines and the exposure ratio is
16x, then the minimum vertical blanking would be 8 + 2 +
2 + 20 = 32 rows. The minimum (default) number of idle
rows is 4.
Minimum frame_length_lines +
y_addr_end–y_addr_start ) 1
(y_odd_inc)1)
2
) min_vertical_blanking (eq. 8)
The sensor is configured to output frame information in
two embedded data rows by setting R0x3064[8] to 1
(default). If R0x3064[8] is set to 0, the sensor will instead
output two blank rows. The data configured in the two
embedded rows is defined in “Embedded Data and
Statistics”.
AR0331
www.onsemi.com
29
Table 16. MINIMUM VERTICAL BLANKING CONFIGURATION
R0x3180[7:4] OB Rows min_vertical_blanking (Note 1)
0x8 (Default) 8 OB Rows 8 OB + 8 = 16
0x4 4 OB Rows 4 OB + 8 = 12
0x2 2 OB Rows 2 OB + 8 = 10
1. min_vertical_blanking includes the default number (4) of idle rows.
The locations of the OB rows, embedded rows, and blank
rows within the frame readout are identified in Figure 29:
“Slave Mode Active State and Vertical Blanking,” .
SLAVE MODE
The slave mode feature of the AR0331 supports triggering
the start of a frame readout from a VD signal that is supplied
from an external ASIC. The slave mode signal allows for
precise control of frame rate and register change updates.
The VD signal is an edge triggered input to the trigger pin
and must be at least 3 PIXCLK cycles wide.
Figure 29. Slave Mode Active State and Vertical Blanking
Start of frame N
End of frame N
Time
Start of frame N + 1
Frame Valid
OB Rows (2, 4, or 8 rows)
Embedded Data Row (2 rows)
Active Data Rows
Blank Rows (2 rows)
Extra Vertical Blanking
(frame_length_lines min_frame_length_lines)
VD Signal
Slave Mode Active State
The period between the
rising edge of the VD signal
and the slave mode ready
state is T
FRAME
+ 16 clock
Extra Delay (clocks)
If the slave mode is disabled, the new frame will begin
after the extra delay period is finished.
The slave mode will react to the rising edge of the input
VD signal if it is in an active state. When the VD signal is
received, the sensor will begin the frame readout and the
slave mode will remain inactive for the period of one frame
time plus 16 clock periods (T
FRAME
+ (16 / CLK_PIX)).
After this period, the slave mode will re-enter the active state
and will respond to the VD signal.
AR0331
www.onsemi.com
30
Figure 30. Slave Mode Example with Equal Integration and Frame Readout Periods
Row 0
Row N
Rising
Edge
Rising
Edge
Row Readout
Programmed Integration
Integration due to
Slave Mode Delay
Slave Mode
Trigger
Rising edge of VD
signal triggers the start
of the frame readout.
Row Reset
(start of integration)
Frame
Valid
VD Signal
Rising
Edge
The Slave Mode will become “Active” after the last row period. Both the row reset and row read
operations will wait until the rising edge of the VD signal. .
Row reset and read
operations begin
after the rising edge
of the VD signal.
ActiveActive InactiveInactive
Note: The integration of the last row is started before the end of the programmed integration for the first row.
The row shutter and read operations will stop when the
slave mode becomes active and is waiting for the VD signal.
The following should be considered when configuring the
sensor to use the slave mode:
1. The frame period (T
FRAME
) should be configured
to be less than the period of the input VD signal.
The sensor will disregard the input VD signal if it
appears before the frame readout is finished.
2. If the sensor integration time is configured to be
less than the frame period, then the sensor will not
have reset all of the sensor rows before it begins
waiting for the input VD signal. This error can be
minimized by configuring the frame period to be
as close as possible to the desired frame rate
(period between VD signals).
Figure 31. Slave Mode Example Where the Integration Period is Half of the Frame Readout Period
Row 0
Row N
Rising
Edge
Rising
Edge
Row Readout
Programmed Integration
Integration due to
Slave Mode Delay
Slave Mode
Trigger
Row Reset
(start of integration)
Frame
Valid
VD Signal
Rising
Edge
Reset operation is held during slave
mode “Active” state.
Row reset and read
operations begin after
the rising edge of the
Vd signal.
8.33 ms
8.33 ms
ActiveActive InactiveInactive
Note: The sensor read pointer will have paused at row 0 while the shutter pointer pauses at row N/2. The extra integration
caused by the slave mode delay will only be seen by rows 0 to N/2. The example below is for a frame readout
period of 16.6 ms while the integration time is configured to 8.33 ms.

AR0331SRSC00SUCAH-GEVB

Mfr. #:
Manufacturer:
ON Semiconductor
Description:
Optical Sensor Development Tools 3.1 MP 1/3" CIS HB
Lifecycle:
New from this manufacturer.
Delivery:
DHL FedEx Ups TNT EMS
Payment:
T/T Paypal Visa MoneyGram Western Union