4
FN8167.3
July 24, 2014
Submit Document Feedback
Absolute Maximum Ratings Recommended Operating Conditions
Junction Temperature Under Bias . . . . . . . . . . . . . .-65C to +135C
Storage Temperature . . . . . . . . . . . . . . . . . . . . . . . .-65C to +150C
Voltage at any Digital Interface Pin with Respect to V
SS
,
V
CC
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -1V to +7V
Voltage at any DCP Pin with Respect to V
SS
. . . . . . . . . -1V to V
CC
Lead Temperature (Soldering, 10s) . . . . . . . . . . . . . . . . . . . . . 300C
I
W
(10s) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ±6mA
Industrial . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .-40°C to +85°C
Supply Voltage (V
CC
) (Note 6) Limits . . . . . . . . . . . . . . 2.7V to 5.5V
Pb-Free Reflow Profile. . . . . . . . . . . . . . . . . . . . . . . . . . . see TB493
CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may adversely impact product reliability and
result in failures not covered by warranty.
Analog Specifications Across recommended operating conditions unless otherwise stated. Boldface limits apply across the operating
temperature range, -40°C to +85°C.
SYMBOL PARAMETER TEST CONDITIONS
MIN
(Note 12
)
TYP
(Note 6)
MAX
(Note 12)UNIT
R
TOTAL
End-to-End Resistance Y, W versions respectively 2.8, 10 k
End-to-End Resistance Tolerance -20 +20 %
Power Rating +25°C, each DCP 50 mW
R
TOTAL
Matching
DCP to DCP Resistance Matching 0.75 2.0 %
I
W
Wiper Current (Note 7) See Test Circuit” on page 8 -3.0 +3.0 mA
R
W
Wiper Resistance
Wiper current =
50 150
V
TERM
Voltage on any DCP Pin V
SS
V
CC
V
Noise (Note 7
) Ref: 1kHz -120 dBV
Resolution 0.4 %
Absolute Linearity (Note 3
)V(R
H0
) = V(R
H1
) = V(R
H2
) = V(R
H3
) = V
CC
V(R
L0
) = V(R
L1
) = V(R
L2
) = V(R
L3
) = V
SS
-1 +1 MI
(Note 5
)
Relative linearity (Note 4
) -0.3 +0.3 MI
(Note 5
)
Temperature coefficient of resistance
(Note 7
)
300 ppm/C
Ratiometric Temperature (Note 7
)
Coefficient
-20 +20 ppm/°C
C
H
/C
L
/C
W
Potentiometer Capacitance (Note 7) See Equivalent Circuit” on page 8 10/10/25 pF
I
OL
Leakage on DCP Pins Voltage at pin from V
SS
to V
CC
0.1 10 µA
V
CC
R
TOTAL
DC Electrical Specifications Across the recommended operating conditions unless otherwise specified. Boldface limits apply across the
operating temperature range, -40°C to +85°C.
SYMBOL PARAMETER TEST CONDITIONS
MIN
(Note 12
)
MAX
(Note 12) UNITS
I
CC1
V
CC
Supply Current (Volatile Write/Read) f
SCL
= 400kHz; SDA = open; (for 2-wire, active, read
and volatile write states only)
3 mA
I
CC2
V
CC
Supply Current (Active) f
SCL
= 200kHz;
(for U/D
interface, increment, decrement)
3 mA
I
CC3
V
CC
Supply Current (Nonvolatile Write) f
SCL
= 400kHz; SDA = Open;
(for 2-wire, active, nonvolatile write state only)
5 mA
I
SB
V
CC
Current (Standby) V
CC
= +5.5V; V
IN
= V
SS
or V
CC
; SDA = V
CC
;
(for 2-Wire, standby state only)
100 µA
I
L
Leakage Current, Bus Interface Pins Voltage at pin from V
SS
to V
CC
-10 10 µA
V
IH
Input HIGH Voltage V
CC
x 0.7 V
CC
+ 1 V
V
IL
Input LOW Voltage -1 V
CC
x 0.3 V
V
OL
SDA Pin Output LOW Voltage I
OL
= 3mA 0.4 V
X9252
5
FN8167.3
July 24, 2014
Submit Document Feedback
Endurance and Data Retention
PARAMETER MIN UNITS
Minimum Endurance 100,000 Data changes per bit
Data Retention 100 Years
Capacitance
Symbol Test Test Conditions Max UNITS
C
IN/OUT
(Note 7) Input/Output Capacitance (SDA) V
OUT
= 0V 8 pF
C
IN
(Note 7) Input Capacitance (SCL, WP, DS0, DS1, CS, U/D, A2, A1 and
A0)
V
IN
= 0V 6 pF
Power-Up Timing
SYMBOL PARAMETER MAX UNITS
t
D
(Notes 7, 11) Power-Up Delay from V
CC
Power-Up (V
CC
above 2.7V) to Wiper Position Recall
Completed, and Communication Interfaces Ready for Operation.
2ms
A.C. Test Conditions
I
nput Pulse Levels V
CC
x 0.1 to V
CC
x 0.9
Input Rise and Fall Times 10ns
Input and Output Timing Threshold Level V
CC
x 0.5
External Load at Pin SDA 2.3k to V
CC
and 100pF to V
SS
2-Wire Interface Timing (s)
SYMBOL PARAMETER MIN MAX UNITS
f
SCL
Clock Frequency 400 kHz
t
HIGH
Clock High Time 600 ns
t
LOW
Clock Low Time 1300 ns
t
SU:STA
Start Condition Setup Time 600 ns
t
HD:STA
Start Condition Hold Time 600 ns
t
SU:STO
Stop Condition Setup Time 600 ns
t
SU:DAT
SDA Data Input Setup Time 100 ns
t
HD:DAT
SDA Data Input Hold Time 30 ns
t
R
(Note 7) SCL and SDA Rise Time 300 ns
t
F
(Note 7) SCL and SDA Fall Time 300 ns
t
AA
(Note 7) SCL Low to SDA Data Output Valid Time 0.9 µs
t
DH
SDA Data Output Hold Time 0 ns
t
IN
(Note 7) Pulse Width Suppression Time at SCL and SDA inputs 50 ns
t
BUF
(Note 7) Bus Free Time (Prior to Any Transmission) 1200 ns
t
SU:WPA
(Note 7)
A0, A1, A2 and WP
Setup Time 600 ns
t
HD:WPA
(Note 7
)
A0, A1, A2 and WP
Hold Time 600 ns
X9252
6
FN8167.3
July 24, 2014
Submit Document Feedback
SDA vs SCL Timing
WP
, A0, A1, and A2 Pin Timing
t
SU:STO
t
DH
t
HIGH
t
SU:STA
t
HD:STA
t
HD:DAT
t
SU:DAT
SCL
SDA
(INPUT TIMING)
SDA
(OUTPUT TIMING)
t
F
t
LOW
t
BUF
t
AA
t
R
t
HD:WP
SCL
SDA IN
WP, A0, A1, or A2
t
SU:WP
Clk 1
START
STOP
Increment/Decrement Timing
SYMBOL PARAMETER MIN TYP (Note 6) MAX UNITS
t
CI
CS to SCL Setup 600 ns
t
ID
(Note 7) SCL HIGH to U/D, DS0 or DS1 Change 600 ns
t
DI
(Note 7)U/D, DS0 or DS1 to SCL Setup 600 ns
t
IL
SCL LOW Period 2.5 µs
t
IH
SCL HIGH Period 2.5 µs
t
IC
SCL Inactive to CS Inactive (Nonvolatile Store Setup Time) 1 µs
t
CPHS
CS Deselect Time (Store) 10 ms
t
CPHNS
(Note 7)
CS
Deselect Time (No Store) 1 µs
t
IW
(Note 7) SCL to R
W
Change 100 500 µs
t
CYC
SCL Cycle Time 5 µs
t
R
, t
F
(Note 7) SCL Input Rise and Fall Time 500 µs
X9252

X9252YV24IZ-2.7

Mfr. #:
Manufacturer:
Renesas / Intersil
Description:
Digital Potentiometer ICs 256-TAP2 8KOHM 2 7-5 5V DCP-24 INDUSTRIAL
Lifecycle:
New from this manufacturer.
Delivery:
DHL FedEx Ups TNT EMS
Payment:
T/T Paypal Visa MoneyGram Western Union