NCV7708F
www.onsemi.com
14
Under Load Detection
The under−load detection is accomplished by monitoring
the current from each output driver. A minimum load current
(this is the maximum detection threshold) is required when
the drivers are turned on. If the under−load circuit detection
threshold has been crossed for more than the under−load
delay time, the bit indicator (output bit #14) will be set to a
1. In addition, the offending driver will be turned off only if
input bit 14 (ULD) is set to 1 (true).
The NCV7708F uses a global under load timer. An under
load condition starts the global under load delay timer. If
under load occurs in another channel after the global timer
has been started, the delay for any subsequent under load
will be the remainder of the initially started timer. The timer
runs continuously with any persistent under load condition.
The under load detect bit is reset by setting input data bit 0,
SRR = 1.
UNDER LOAD DETECTION SHUT DOWN
ULD Input
Bit 14
OUTx ULD
Condition
Output Data Bit 14 Under
Load Detect (ULD) Status
OUTx Status
0 0 0 Unchanged
0 1 1 (Need SRR to reset) Unchanged
1 0 0 Unchanged
1 1 1 (Need SRR to reset) OUTx Latches Off (Need SRR to reset)
Undervoltage Lockout (PSF)
Undervoltage shutdown circuitry monitors the voltage on
the VS1 and VS2 pins. When the Undervoltage Threshold
level has been breached on both or either one of the VSx
supply inputs, output bit 15 (PSF) will be set and all outputs
will turn off.
Turn on/off status is maintained in the logic circuitry.
When proper input voltage levels are re−established, the
programmed outputs will return to programmed operation.
The Power Supply Fail bit is reset by setting input data bit
0, SRR = 1.
UNDERVOLTAGE LOCK OUT (UVLO) SHUT DOWN
VSx UVLO
Condition
Output Data Bit 15 Power Supply Fail (PSF) Status
OUTx Status
0 0 Unchanged
1 1 (Need SRR to reset) All Outputs Off (Remain off until VSx is out of UVLO)
Overvoltage Shutdown (PSF)
Overvoltage shutdown circuitry monitors the voltage on
the VS1 and VS2 pins. When the Overvoltage Threshold
voltage level has been breached on both or either one of the
VSx supply inputs, output bit 15 will be set and, if input bit
15 (OVLO) is set to 1, all drivers will turn off. Turn on/off
status is maintained in the logic circuitry. When proper input
voltage levels are re−established, the programmed outputs
will turn back on. Overvoltage shutdown can be disabled by
using the SPI input bit 15 (OVLO = 0). The Power Supply
Fail bit is reset by setting input data bit 0, SRR = 1.
OVERVOLTAGE LOCK OUT (OVLO) SHUT DOWN
OVLO In-
put Bit 15
VSx OVLO
Condition
Output Data Bit 15 Power
Supply Fail (PSF) Status
OUTx Status
0 0 0 Unchanged
0 1 1 (Need SRR to reset) Unchanged
1 0 0 Unchanged
1 1 1 (Need SRR to reset) All Outputs Latch Off while in OVLO
Return to programmed state out of OVLO