a
AD8110/AD8111
260 MHz, 16 8 Buffered
Video Crosspoint Switches
FEATURES
16 8 High-Speed Nonblocking Switch Arrays
AD8110: G = +1
AD8111: G = +2
Serial or Parallel Switch Array Control
Serial Data Out Allows “Daisy Chaining” of Multiple
Crosspoints to Create Larger Switch Arrays
Pin-Compatible with AD8108/AD8109 8 8 Switch
Arrays
For a 16 16 Array See AD8116
Complete Solution
Buffered Inputs
Eight Output Amplifiers, AD8110 (G = +1),
AD8111 (G = +2)
Drives 150 V Loads
Excellent Video Performance
60 MHz 0.1 dB Gain Flatness
0.02% Differential Gain Error (R
L
= 150 V)
0.028 Differential Phase Error (R
L
= 150 V)
Excellent AC Performance
260 MHz –3 dB Bandwidth
500 V/ms Slew Rate
Low Power of 50 mA
Low All Hostile Crosstalk of –78 dB @ 5 MHz
Output Disable Allows Direct Connection of Multiple
Device Outputs
Reset Pin Allows Disabling of All Outputs (Connected
Through a Capacitor to Ground Provides “Power-
On” Reset Capability)
Excellent ESD Rating: Exceeds 4000 V Human Body
Model
80-Lead LQFP Package (12 mm 12 mm)
APPLICATIONS
Routing of High-Speed Signals Including:
Composite Video (NTSC, PAL, S, SECAM)
Component Video (YUV, RGB)
Compressed Video (MPEG, Wavelet)
3-Level Digital Video (HDB3)
FUNCTIONAL BLOCK DIAGRAM
AD8110/AD8111
SWITCH
MATRIX
OUTPUT
BUFFER
G = +1,
G = +2
40
40
128
40-BIT SHIFT REGISTER
WITH 5-BIT
PARALLEL LOADING
PARALLEL LATCH
DECODE
8 5:16 DECODERS
8
CLK
DATA IN
UPDATE
CE
RESET
16 INPUTS
A0
DATA
OUT
8 OUTPUTS
SET INDIVIDUAL
OR RESET ALL
OUTPUTS
TO "OFF"
A1
A2
SER/PAR
D0 D1 D2 D3
ENABLE/DISABLE
D4
PRODUCT DESCRIPTION
The AD8110 and AD8111 are high-speed 16 × 8 video cross-
point switch matrices. They offer a –3 dB signal bandwidth
greater than 260 MHz, and channel switch times of less than
25 ns with 1% settling. With –78 dB of crosstalk and –97 dB
isolation (@ 5 MHz), the AD8110/AD8111 are useful in many
high-speed applications. The differential gain and differential
phase of better than 0.02% and 0.02° respectively, along with
0.1 dB flatness out to 60 MHz, make the AD8110/AD8111
ideal for video signal switching.
The AD8110 and AD8111 include eight independent output
buffers that can be placed into a high impedance state for paral-
leling crosspoint outputs so that off channels do not load the
output bus. The AD8110 has a gain of +1, while the AD8111
offers a gain of +2. They operate on voltage supplies of ± 5 V
while consuming only 50 mA of idle current. The channel
switching is performed via a serial digital control (which can
accommodate “daisy chaining” of several devices) or via a parallel
control, allowing updating of an individual output without repro-
gramming the entire array.
The AD8110/AD8111 is packaged in an 80-lead LQFP package
and is available over the extended industrial temperature range
of –40°C to +85°C.
Rev. B
Document Feedback
Information furnished by Analog Devices is believed to be accurate and reliable. However, no
responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other
rights of third parties that may result from its use. Specifications subject to change without notice. No
license is granted by implication or otherwise under any patent or patent rights of Analog Devices.
Trademarks and registered trademarks are the property of their respective owners.
One
Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781.329.4700 ©2016 Analog Devices, Inc. All rights reserved.
Technical Support www.analog.com
–2–
AD8110/AD8111–SPECIFICATIONS
(V
S
= 5 V, T
A
= +25C, R
L
= 1 k unless otherwise noted.)
AD8110/AD8111
Parameter Conditions Min Typ Max Unit Reference
DYNAMIC PERFORMANCE
–3 dB Bandwidth 200 mV p-p, R
L
= 150 Ω 300/190 390/260 MHz TPC 1, 7
2 V p-p, R
L
= 150 Ω 150 MHz TPC 1, 7
Propagation Delay 2 V p-p, R
L
= 150 Ω 5ns
Slew Rate 2 V Step, R
L
= 150 Ω 500 V/μs
Settling Time 0.1%, 2 V Step, R
L
= 150 Ω 40 ns TPC 6, 12
Gain Flatness 0.05 dB, 200 mV p-p, R
L
= 150 Ω 60/40 MHz TPC 1, 7
0.05 dB, 2 V p-p, R
L
= 150 Ω 65/40 MHz TPC 1, 7
0.1 dB, 200 mV p-p, R
L
= 150 Ω 80/57 MHz TPC 1, 7
0.1 dB, 2 V p-p, R
L
= 150 Ω 70/57 MHz TPC 1, 7
NOISE/DISTORTION PERFORMANCE
Differential Gain Error 0.01 %
0.02 %
Differential Phase Error 0.01 Degrees
0.02 Degrees
Crosstalk, All Hostile
o78/o85 dB TPC 2, 8
o7/o8 dB TPC 2, 8
Off Isolation, Input-Output
o9/o dB TPC 17, 23
Input Voltage Noise
NTSC or PAL, R
L
= 1 kΩ
NTSC or PAL, R
L
=150 Ω
NTSC or PAL, R
L
= 1 kΩ
NTSC or PAL, R
L
= 150 Ω
f = 5 MHz
f = 10 MHz
f = MHz, R
L
=150 Ω, One Channel
0.01 MHz to 50 MHz
15 nV/
Hz TPC 14, 20
DC PERFORMANCE
Gain Error R
L
= 1 kΩ 0.04/0.1 0.07/0.5 %
R
L
= 150 Ω 0.15/0.25 %
Gain Matching No Load, Channel-Channel 0.02/1.0 %
R
L
= 1 kΩ, Channel-Channel 0.09/1.0 %
Gain Temperature Coefficient 0.5/8 ppm/°C
OUTPUT CHARACTERISTICS
Output Impedance DC, Enabled 0.2 Ω 18, 24
Disabled 10/0.001 MΩ 15, 21
Output Disable Capacitance Disabled 2 pF
Output Leakage Current Disabled, AD8110 Only 1/NA μA
Output Voltage Range No Load ±2.5 ±3V
Output Current 20 40 mA
Short Circuit Current 65 mA
INPUT CHARACTERISTICS
Input Offset Voltage Worst Case (All Configurations) 5 20 mV 29, 35
Temperature Coefficient 12 μV/°C 30, 36
Input Voltage Range ±2.5/± 1.25 ±3/± 1.5 V
Input Capacitance Any Switch Configuration 2.5 pF
Input Resistance 1 10 MΩ
Input Bias Current Per Output Selected 2 5 μA
SWITCHING CHARACTERISTICS
Enable On Time 60 ns
Switching Time, 2 V Step 50% UPDATE to 1% Settling 25 ns
Switching Transient (Glitch) Measured at Output 20/30 mV p-p 16, 22
POWER SUPPLIES
Supply Current AVCC, Outputs Enabled, No Load 38 mA
AVCC, Outputs Disabled 15 mA
AVEE, Outputs Enabled, No Load 38 mA
AVEE, Outputs Disabled 15 mA
DVCC 11 mA
Supply Voltage Range ±4.5 to ±5.5 V
PSRR f = 100 kHz 75/78 dB 13, 19
f = 1 MHz –55/–58 dB
OPERATING TEMPERATURE RANGE
Temperature Range Operating (Still Air) –40 to +85 °C
θ
JA
Operating (Still Air) 48 °C/W
Specifications subject to change without notice.
3&7#
3&7#
AD8110/AD8111
–3–
TIMING CHARACTERISTICS (Serial)
Limit
Parameter Symbol Min Typ Max Unit
Serial Data Setup Time t
1
20 ns
CLK Pulsewidth t
2
100 ns
Serial Data Hold Time t
3
20 ns
CLK Pulse Separation, Serial Mode t
4
100 ns
CLK to UPDATE Delay t
5
0ns
UPDATE Pulsewidth t
6
50 ns
CLK to DATA OUT Valid, Serial Mode t
7
180 ns
Propagation Delay, UPDATE to Switch On or Off 8 ns
Data Load Time, CLK = 5 MHz, Serial Mode 8 μs
CLK, UPDATE Rise and Fall Times 100 ns
RESET Time 200 ns
1
0
1
0
1 = LATCHED
0 = TRANSPARENT
DATA OUT
CLK
DATA IN
OUT7 (D4) OUT7 (D3) OUT00 (D0)
LOAD DATA INTO
SERIAL REGISTER
ON FALLING EDGE
TRANSFER DATA FROM SERIAL
REGISTER TO PARALLEL
LATCHES DURING LOW LEVEL
t
2
t
4
t
1
t
3
t
7
t
5
t
6
UPDATE
Figure 1. Timing Diagram, Serial Mode
Table I. Logic Levels
V
IH
V
IL
V
OH
V
OL
I
IH
I
IL
I
OH
I
OL
RESET, SER/PAR RESET, SER/PAR RESET, SER/PAR RESET, SER/PAR
CLK, DATA IN, CLK, DATA IN, CLK, DATA IN, CLK, DATA IN,
CE, UPDATE CE, UPDATE DATA OUT DATA OUT CE, UPDATE CE, UPDATE DATA OUT DATA OUT
2.0 V min 0.8 V max 2.7 V min 0.5 V max 20 μA max –400 μA min –400 μA max 3.0 mA min

AD8110ASTZ

Mfr. #:
Manufacturer:
Analog Devices Inc.
Description:
Analog & Digital Crosspoint ICs 260 MHz 16 x 8 Buffered
Lifecycle:
New from this manufacturer.
Delivery:
DHL FedEx Ups TNT EMS
Payment:
T/T Paypal Visa MoneyGram Western Union

Products related to this Datasheet