AD7680
Rev. A | Page 12 of 24
CIRCUIT INFORMATION
The AD7680 is a fast, low power, 16-bit, single-supply ADC. The
part can be operated from a 2.5 V to 5.5 V supply and is capable of
throughput rates of 100 kSPS when provided with a 2.5 MHz clock.
The AD7680 provides the user with an on-chip track-and-hold
ADC and a serial interface housed in a tiny 6-lead SOT-23
package or in an 8-lead MSOP package, which offer the user
considerable space-saving advantages over alternative solutions.
The serial clock input accesses data from the part and also
provides the clock source for the successive approximation
ADC. The analog input range for the AD7680 is 0 V to V
DD
. An
external reference is not required for the ADC nor is there a
reference on-chip. The reference for the AD7680 is derived from
the power supply and thus gives the widest dynamic input range.
The AD7680 also features a power-down option to save power
between conversions. The power-down feature is implemented
across the standard serial interface as described in the Modes of
Operation section.
CONVERTER OPERATION
The AD7680 is a 16-bit, successive approximation ADC based
around a capacitive DAC. The AD7680 can convert analog
input signals in the 0 V to V
DD
range. Figure 11 and Figure 12
show simplified schematics of the ADC. The ADC comprises
control logic, SAR, and a capacitive DAC. Figure 11 shows the
ADC during its acquisition phase. SW2 is closed and SW1 is in
Position A. The comparator is held in a balanced condition and
the sampling capacitor acquires the signal on the selected V
IN
channel.
03643-0-004
CAPACITIVE
DAC
CONTROL
LOGIC
SAMPLING
CAPACITOR
COMPARATOR
ACQUISITION
PHASE
A
B
SW1
V
DD
/2
SW2
V
IN
Figure 11. ADC Acquisition Phase
When the ADC starts a conversion, SW2 opens and SW1 moves
to Position B, causing the comparator to become unbalanced
(Figure 12). The control logic and the capacitive DAC are used
to add and subtract fixed amounts of charge from the sampling
capacitor to bring the comparator back into a balanced
condition. When the comparator is rebalanced, the conversion
is complete. The control logic generates the ADC output code
(see the ADC Transfer Function section).
03643-0-005
CAPACITIVE
DAC
CONTROL
LOGIC
SAMPLING
CAPACITOR
COMPARATOR
CONVERSION
PHASE
A
B
SW1
V
DD
/2
SW2
V
IN
Figure 12. ADC Conversion Phase
ANALOG INPUT
Figure 13 shows an equivalent circuit of the analog input
structure of the AD7680. The two diodes, D1 and D2, provide
ESD protection for the analog inputs. Care must be taken to
ensure that the analog input signal never exceeds the supply
rails by more than 300 mV. This causes these diodes to become
forward-biased and to start conducting current into the
substrate. The maximum current these diodes can conduct
without causing irreversible damage to the part is 10 mA.
Capacitor C1 in Figure 13 is typically about 5 pF and can be
attributed primarily to pin capacitance. Resistor R1 is a lumped
component made up of the on resistance of a track-and-hold
switch. This resistor is typically about 25 Ω. Capacitor C2 is the
ADC sampling capacitor and has a capacitance of 25 pF
typically. For ac applications, removing high frequency
components from the analog input signal is recommended by
use of an RC low-pass filter on the relevant analog input pin. In
applications where harmonic distortion and signal-to-noise
ratio are critical, the analog input should be driven from a low
impedance source. Large source impedances significantly affect
the ac performance of the ADC. This may necessitate the use of
an input buffer amplifier. The choice of the op amp is a function
of the particular application. When no amplifier is used to drive
the analog input, the source impedance should be limited to low
values. The maximum source impedance depends on the
amount of total harmonic distortion (THD) that can be
tolerated. The THD increases as the source impedance
increases, and performance degrades (see Figure 8).
03643-0-006
R1
C2
25pF
CONVERSION PHASE - SWITCH OPEN
TRACK PHASE - SWITCH CLOSED
V
IN
V
DD
C1
5pF
D1
D2
Figure 13. Equivalent Analog Input Circuit
AD7680
Rev. A | Page 13 of 24
ADC TRANSFER FUNCTION
The output coding of the AD7680 is straight binary. The
designed code transitions occur at successive integer LSB
values, i.e., 1 LSB, 2 LSBs. The LSB size is V
DD
/65536. The ideal
transfer characteristic for the AD7680 is shown in Figure 14.
03643-0-007
000...000
111...111
1 LSB = V
DD
/65536
1 LSB +V
DD
–1 LSB
ANALOG INPUT
0V
000...001
000...010
111...110
111...000
011...111
Figure 14. AD7680 Transfer Characteristic
TYPICAL CONNECTION DIAGRAM
Figure 15 shows a typical connection diagram for the AD7680.
V
REF
is taken internally from V
DD
and as such should be well
decoupled. This provides an analog input range of 0 V to V
DD
.
The conversion result is output in a 24-bit word, or alternatively,
all 16 bits of the conversion result may be accessed using a
minimum of 20 SCLKs. This 20-/24-bit data stream consists of
a four leading zeros, followed by the 16 bits of conversion data,
followed by four trailing zeros in the case of the 24 SCLK
transfer. For applications where power consumption is of
concern, the power-down mode should be used between
conversions or bursts of several conversions to improve power
performance (see the Modes of Operation section).
In fact, because the supply current required by the AD7680 is so
low, a precision reference can be used as the supply source to
the AD7680. For example, a REF19x voltage reference (REF195
for 5 V or REF193 for 3 V) or an AD780 can be used to supply
the required voltage to the ADC (see Figure 15). This
configuration is especially useful if the power supply available is
quite noisy, or if the system supply voltages are at some value
other than the required operating voltage of the AD7680, e.g.,
15 V. The REF19x or AD780 outputs a steady voltage to the
AD7680. Recommended decoupling capacitors are a 100 nF low
ESR ceramic (Farnell 335-1816) and a 10 μF low ESR tantalum
(Farnell 197-130).
03643-0-008
AD7680
0V TO V
DD
INPUT
V
IN
SCLK
SDATA
SERIAL
INTERFACE
C/P
CS
V
DD
GND
10F
TANT
0.1F
3V
10F
0.1F
5V
SUPPLY
REF193
Figure 15. Typical Connection Diagram
Digital Inputs
The digital inputs applied to the AD7680 are not limited by the
maximum ratings that limit the analog inputs. Instead, the
digital inputs applied can go to 7 V and are not restricted by the
V
DD
+ 0.3 V limit as on the analog inputs. For example, if the
AD7680 were operated with a V
DD
of 3 V, 5 V logic levels could
be used on the digital inputs. However, it is important to note
that the data output on SDATA still has 3 V logic levels when
V
DD
= 3 V.
Another advantage of SCLK and
CS
not being restricted by the
V
DD
+ 0.3 V limit is that power supply sequencing issues are
avoided. If one of these digital inputs is applied before V
DD
, then
there is no risk of latch-up as there would be on the analog
inputs if a signal greater than 0.3 V were applied prior to V
DD
.
AD7680
Rev. A | Page 14 of 24
MODES OF OPERATION
The mode of operation of the AD7680 is selected by controlling
the (logic) state of the
CS
signal during a conversion. There are
two possible modes of operation, normal and power-down. The
point at which
CS
is pulled high after the conversion has been
initiated determines whether or not the AD7680 enters power-
down mode. Similarly, if the AD7680 is already in power-down,
CS
can control whether the device returns to normal operation
or remains in power-down. These modes of operation are
designed to provide flexible power management options. These
options can optimize the power dissipation/throughput rate
ratio for differing application requirements.
NORMAL MODE
This mode provides the fastest throughput rate performance,
because the user does not have to worry about the power-up
times with the AD7680 remaining fully powered all the time.
Figure 16 shows the general diagram of the operation of the
AD7680 in this mode.
The conversion is initiated on the falling edge of
CS
as described
in the section. To ensure that the part remains
fully powered up at all times,
Serial Interface
CS
must remain low until at least
10 SCLK falling edges have elapsed after the falling edge of
CS
.
If
CS
is brought high any time after the 10th SCLK falling edge,
but before the 20th SCLK falling edge, the part remains
powered up, but the conversion is terminated and SDATA goes
back into three-state. At least 20 serial clock cycles are required
to complete the conversion and access the complete conversion
result. In addition, a total of 24 SCLK cycles accesses four
trailing zeros.
CS
may idle high until the next conversion or
may idle low until
CS
returns high sometime prior to the next
conversion, effectively idling
CS
low.
Once a data transfer is complete (SDATA has returned to three-
state), another conversion can be initiated after the quiet time,
t
QUIET
, has elapsed by bringing
CS
low again.
03643-0-009
11020
4 LEADING ZEROS + CONVERSION RESULT
CS
SCLK
S
DAT
A
Figure 16. Normal Mode Operation

AD7680ARMZ

Mfr. #:
Manufacturer:
Analog Devices Inc.
Description:
Analog to Digital Converters - ADC 3mW 100kSPS 16-Bit
Lifecycle:
New from this manufacturer.
Delivery:
DHL FedEx Ups TNT EMS
Payment:
T/T Paypal Visa MoneyGram Western Union