December 1990 18
Philips Semiconductors Product specification
Phase-locked-loop with lock detector 74HC/HCT7046A
Demodulator section
Voltages are referenced to GND (ground = 0 V)
AC CHARACTERISTICS FOR 74HCT
Phase comparator section
GND = 0 V; t
r
=t
f
= 6 ns; C
L
= 50 pF
SYMBOL PARAMETER
T
amb
(°C)
UNIT
TEST CONDITIONS
74HCT
V
CC
(V)
OTHER+25 −40 to +85 −40 to +125
min. typ. max. min. max. min. max.
R
S
resistor range 50 300 kΩ 4.5 at R
S
> 300 kΩ the
leakage current can
influence V
DEMOUT
V
OFF
offset voltage
VCO
IN
to V
DEMOUT
±20 mV 4.5 V
I
=V
VCOIN
= 1/2
V
CC
; values taken
over R
S
range;
see Fig.13
R
D
dynamic output
resistance at DEM
OUT
25 Ω 4.5 V
DEMOUT
= 1/2 V
CC
SYMBOL PARAMETER
T
amb
(°C)
UNIT
TEST
CONDITIONS
74HCT
V
CC
(V)
OTHER+25 −40 to +85 −40 to +125
min. typ. max. min. max. min. max.
t
PHL
/ t
PLH
propagation delay
SIG
IN
, COMP
IN
to PC1
OUT
21 40 50 60 ns 4.5 Fig.14
t
PZH
/ t
PZL
3-state output enable
time SIG
IN
, COMP
IN
to PC2
OUT
27 56 70 84 ns 4.5 Fig.15
t
PHZ
/ t
PLZ
3-state output disable
time SIG
IN
, COMP
IN
to PC2
OUT
35 65 81 98 ns 4.5 Fig.15
t
THL
/ t
TLH
output transition time 7 15 19 22 ns 4.5 Fig.14
V
I(p-p)
AC coupled input sensitivity
(peak-to-peak value) at
SIG
IN
or COMP
IN
15 mV 4.5 f
i
=
1 MHz