xxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxx x x x xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxx xx xx xxxxx
xxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxx xxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxx x x
xxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxx
xxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxx xxx
PCA9673 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2011. All rights reserved.
Product data sheet Rev. 2 — 29 September 2011 13 of 33
NXP Semiconductors
PCA9673
Remote 16-bit I/O expander for Fm+ I
2
C-bus with interrupt and reset
Transfer of data can be stopped at any moment by a STOP condition. When this occurs, data present at the latest acknowledge phase is valid (output mode).
Fig 15. Read input port register, scenario 1
A5 A4 A3 A2 A1 A0 1 ASA6
START condition R/W
acknowledge
from slave
002aac312
A
acknowledge
from master
SCL
SDA
A
read from port 0
data into port 0
INT
A 1
no acknowledge
from master
P
DATA 10 DATA12
t
v(D)
t
d(rst)
987654321
P0x
DATA 00
acknowledge
from master
P1x
DATA 11
P0x
DATA 00
acknowledge
from master
P1x
DATA 12
data into port 1
DATA 00
read from port 1
DATA 11
xxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxx x x x xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxx xx xx xxxxx
xxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxx xxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxx x x
xxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxx
xxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxx xxx
PCA9673 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2011. All rights reserved.
Product data sheet Rev. 2 — 29 September 2011 14 of 33
NXP Semiconductors
PCA9673
Remote 16-bit I/O expander for Fm+ I
2
C-bus with interrupt and reset
Transfer of data can be stopped at any moment by a STOP condition. When this occurs, data present at the latest acknowledge phase is valid (output mode).
Fig 16. Read input port register, scenario 2
1 AS
START condition R/W
acknowledge
from slave
002aac313
A
acknowledge
from master
SCL
SDA
A
read from port 0
data into port 0
INT
A 1
no acknowledge
from master
P
DATA 10 DATA12
t
v(D)
t
d(rst)
987654321
P0x
DATA 00
acknowledge
from master
P1x P0x
acknowledge
from master
P1x
data into port 1
DATA 00
read from port 1
DATA 11
t
h(D)
DATA 01
t
h(D)
DATA 02
t
su(D)
DATA 03
t
su(D)
A5 A4 A3 A2 A1 A0A6 DATA 10 DATA 03 DATA 12
PCA9673 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2011. All rights reserved.
Product data sheet Rev. 2 — 29 September 2011 15 of 33
NXP Semiconductors
PCA9673
Remote 16-bit I/O expander for Fm+ I
2
C-bus with interrupt and reset
8.4 Power-on reset
When power is applied to V
DD
, an internal Power-On Reset (POR) holds the PCA9673 in
a reset condition until V
DD
has reached V
POR
. At that point, the reset condition is released
and the PCA9673 registers and I
2
C-bus/SMBus state machine will initialize to their default
states. Thereafter V
DD
must be lowered below 0.2 V to reset the device.
8.5 Interrupt output (INT)
The PCA9673 provides an open-drain interrupt (INT) which can be fed to a corresponding
input of the microcontroller (see Figure 15
, Figure 16, and Figure 17). This gives these
chips a kind of master function which can initiate an action elsewhere in the system.
An interrupt is generated by any rising or falling edge of the port inputs. After time t
(v)D
the
signal INT
is valid.
The interrupt disappears when data on the port is changed to the original setting or data is
read from or written to the device which has generated the interrupt.
In the write mode, the interrupt may become deactivated (HIGH) on the rising edge of the
write to port pulse. On the falling edge of the write to port pulse the interrupt is definitely
deactivated (HIGH).
The interrupt is reset in the read mode on the rising edge of the read from port pulse.
During the resetting of the interrupt itself, any changes on the I/Os may not generate an
interrupt. After the interrupt is reset any change in I/Os will be detected and transmitted as
an INT
.
8.6 RESET input
A reset can be accomplished by holding the RESET pin LOW for a minimum of t
w(rst)
. The
PCA9673 registers and I
2
C-bus state machine will be held in their default state until the
RESET
input is once again HIGH.
Fig 17. Application of multiple PCA9673s with interrupt
002aac308
V
DD
MICROCOMPUTER
INT
PCA9673
INT
PCA9673
INT
device 1 device 2
PCA9673
INT
device 8

PCA9673DB,112

Mfr. #:
Manufacturer:
NXP Semiconductors
Description:
IC I/O EXPANDER I2C 16B 24SSOP
Lifecycle:
New from this manufacturer.
Delivery:
DHL FedEx Ups TNT EMS
Payment:
T/T Paypal Visa MoneyGram Western Union