MAX1040/MAX1042/MAX1046/MAX1048
10-Bit, Multichannel ADCs/DACs with FIFO,
Temperature Sensing, and GPIO Ports
4 _______________________________________________________________________________________
ELECTRICAL CHARACTERISTICS (continued)
(AV
DD
= DV
DD
= 4.75V to 5.25V, external reference V
REF
= 4.096V, f
CLK
= 3.6MHz (50% duty cycle), T
A
= -40°C to +85°C, unless
otherwise noted. Typical values are at AV
DD
= DV
DD
= 5V, T
A
= +25°C. Outputs are unloaded, unless otherwise noted.)
PARAMETER SYMBOL CONDITIONS MIN TYP MAX UNITS
DAC
DC ACCURACY (Note 10)
Resolution 10 Bits
Integral Nonlinearity INL ±0.5 ±1 LSB
Differential Nonlinearity DNL Guaranteed monotonic ±0.5 LSB
Offset Error V
OS
±3 ±10 mV
Offset-Error Drift ±10
ppm of
FS/°C
Gain Error GE ±1.25 ±10 LSB
Gain Temperature Coefficient ±8
ppm of
FS/°C
DAC OUTPUT
No load 0.02
AV
DD
-
0.02
Output Voltage Range
10k
Ω load to either rail 0.1
AV
DD
-
0.1
V
DC Output Impedance 0.5 Ω
Capacitive Load (Note 11) 1 nF
Resistive Load to AGND R
L
AV
D D
= 4.75V , V
R E F
= 4.096V ,
g ai n er r or < 2%
500
Ω
From power-down mode, AV
DD
= 5V 25
Wake-Up Time (Note 12)
From power-down mode, AV
DD
= 2.7V 21
µs
1kΩ Output Termination Programmed in power-down mode 1 kΩ
100kΩ Output Termination
At wake-up or programmed in
power-down mode
100 kΩ
DYNAMIC PERFORMANCE (Notes 5, 13)
Output-Voltage Slew Rate SR Positive and negative 3 V/µs
Output-Voltage Settling Time t
S
To 1 LSB, 400 - C00 hex (Note 7) 2 5 µs
Digital Feedthrough Code 0, all digital inputs from 0 to DV
DD
0.5 nVs
Major Code Transition Glitch
Impulse
Between codes 2047 and 2048 4 nV
s
From V
REF
660
Output Noise (0.1Hz to 50MHz)
Using internal reference 720
µV
P-P
From V
REF
260
Output Noise (0.1Hz to 500kHz)
Using internal reference 320
µV
P-P
DAC-to-DAC Transition
Crosstalk
0.5 nV
s
MAX1040/MAX1042/MAX1046/MAX1048
10-Bit, Multichannel ADCs/DACs with FIFO,
Temperature Sensing, and GPIO Ports
_______________________________________________________________________________________ 5
ELECTRICAL CHARACTERISTICS (continued)
(AV
DD
= DV
DD
= 4.75V to 5.25V, external reference V
REF
= 4.096V, f
CLK
= 3.6MHz (50% duty cycle), T
A
= -40°C to +85°C, unless
otherwise noted. Typical values are at AV
DD
= DV
DD
= 5V, T
A
= +25°C. Outputs are unloaded, unless otherwise noted.)
PARAMETER SYMBOL CONDITIONS MIN TYP MAX UNITS
INTERNAL REFERENCE
REF1 Output Voltage
4.066 4.096 4.126
V
REF1 Temperature Coefficient TC
REF
±30
ppm/°C
REF1 Short-Circuit Current
V
REF
= 4.096V 0.63
mA
EXTERNAL REFERENCE INPUT
REF1 Input Voltage Range V
REF1
REF modes 01, 10, and 11 (Note 4) 0.7 AV
DD
V
REF1 Input Impedance R
REF1
70 100 130 kΩ
DIGITAL INTERFACE
DIGITAL INPUTS (SCLK, DIN, CS, CNVST, LDAC)
DV
DD
= 2.7V to 5.25V 2.4
Input-Voltage High V
IH
DV
DD
= 3.6V to 5.25V 2.0
V
DV
DD
= 2.7V to 3.6V 0.8
DV
DD
= 3V to 3.6V 0.6
Input-Voltage Low V
IL
DV
DD
= 2.7V to 3V 0.5
V
Input Leakage Current I
L
0.01 ±10 µA
Input Capacitance C
IN
15 pF
DIGITAL OUTPUT (DOUT) (Note 14)
Output-Voltage Low V
OL
I
SINK
= 2mA 0.4 V
Output-Voltage High V
OH
I
SOURCE
= 2mA
DV
DD
-
0.5
V
Tri-State Leakage Current ±10 µA
Tri-State Output Capacitance C
OUT
15 pF
DIGITAL OUTPUT (EOC) (Note 14)
Output-Voltage Low V
OL
I
SINK
= 2mA 0.4 V
Output-Voltage High V
OH
I
SOURCE
= 2mA
DV
DD
-
0.5
V
Tri-State Leakage Current ±10 µA
Tri-State Output Capacitance C
OUT
15 pF
DIGITAL OUTPUTS (GPIO_) (Note 14)
I
SINK
= 2mA 0.4
GPIOC_ Output-Voltage Low
I
SINK
= 4mA 0.8
V
GPIOC_ Output-Voltage High I
SOURCE
= 2mA
DV
DD
-
0.5
V
GPIOA_ Output-Voltage Low I
SINK
= 15mA 0.8 V
GPIOA_ Output-Voltage High I
SOURCE
= 15mA
DV
DD
-
0.8
V
Tri-State Leakage Current ±10 µA
Tri-State Output Capacitance C
OUT
15 pF
MAX1040/MAX1042/MAX1046/MAX1048
10-Bit, Multichannel ADCs/DACs with FIFO,
Temperature Sensing, and GPIO Ports
6 _______________________________________________________________________________________
ELECTRICAL CHARACTERISTICS (continued)
(AV
DD
= DV
DD
= 4.75V to 5.25V, external reference V
REF
= 4.096V, f
CLK
= 3.6MHz (50% duty cycle), T
A
= -40°C to +85°C, unless
otherwise noted. Typical values are at AV
DD
= DV
DD
= 5V, T
A
= +25°C. Outputs are unloaded, unless otherwise noted.)
PARAMETER SYMBOL CONDITIONS MIN TYP MAX UNITS
POWER REQUIREMENTS (Note 15)
Digital Positive-Supply Voltage DV
DD
2.7 AV
DD
V
Idle, all blocks shut down 0.2 4 µA
Digital Positive-Supply Current DI
DD
Only ADC on, external reference 1 mA
Analog Positive-Supply Voltage AV
DD
4.75 5.25
V
Idle, all blocks shut down 0.2 2 µA
f
SAMPLE
= 225ksps 2.8 4.2
Only ADC on,
external reference
f
SAMPLE
= 100ksps 2.6
Analog Positive-Supply Current A
IDD
All DACs on, no load, internal reference 1.5 4.0
mA
REF1 Positive-Supply Rejection PSRR
AV
D D
= 4.75V -80
dB
DAC Positive-Supply Rejection PSRD
Outp ut cod e = FFFhex, AV
D D
= 4.75V to
5.25V
±0.1 ±0.5 mV
ADC Positive-Supply Rejection PSRA
Ful l - scal e i np ut, AV
D D
= 4.75V to 5.25V ±0.06 ±0.5
mV
TIMING CHARACTERISTICS (Figures 6–13)
SCLK Clock Period t
CP
40 ns
SCLK Pulse-Width High t
CH
40/60 duty cycle 16 ns
SCLK Pulse-Width Low t
CL
60/40 duty cycle 16 ns
GPIO Output Rise/Fall After
CS Rise
t
GOD
C
LOAD
= 20pF 100 ns
GPIO Input Setup Before CS Fall t
GSU
0ns
LDAC Pulse Width t
LDACPWL
20 ns
C
LOAD
= 20pF, SLOW = 0 1.8 12.0
SCLK Fall to DOUT Transition
(Note 16)
t
DOT
C
LOAD
= 20pF, SLOW = 1 10 40
ns
C
LOAD
= 20pF, SLOW = 0 1.8 12.0
SCLK Rise to DOUT Transition
(Notes 16, 17)
t
DOT
C
LOAD
= 20pF, SLOW = 1 10 40
ns
CS Fall to SCLK Fall Setup Time t
CSS
10 ns
SCLK Fall to CS Rise Setup
Time
t
CSH
0 2000 ns
DIN to SCLK Fall Setup Time t
DS
10 ns
DIN to SCLK Fall Hold Time t
DH
0ns
CS Pulse-Width High t
CSPWH
50 ns
CS Rise to DOUT Disable t
DOD
C
LOAD
= 20pF 25 ns
CS Fall to DOUT Enable t
DOE
C
LOAD
= 20pF 1.5 25.0 ns
EOC Fall to CS Fall t
RDS
30 ns

MAX1046BETX+T

Mfr. #:
Manufacturer:
Maxim Integrated
Description:
Data Acquisition ADCs/DACs - Specialized 10Bit AD/DACs w/FIFO Temp Sns & GPIO Port
Lifecycle:
New from this manufacturer.
Delivery:
DHL FedEx Ups TNT EMS
Payment:
T/T Paypal Visa MoneyGram Western Union