NCP5395
http://onsemi.com
9
ELECTRICAL CHARACTERISTICS
0°C < T
A
< 70°C; 0°C < T
J
< 125°C; 4.75 < V
CC
< 5.25 V; All DAC Codes; C
VCC
= 0.1 mF unless otherwise noted.
Parameter UnitMaxTypMinTest Conditions
VDROOP AMPLIFIER
Input Bias Current −200 − 200 nA
Inverting Voltage Range 0 1.3 3.0 V
Open Loop DC Gain C
L
= 20 pF to GND including ESD
R
L
= 1 kW to GND
− 100 − dB
Open Loop Unity Gain Bandwidth C
L
= 20 pF to GND including ESD
R
L
= 1 kW to GND
− 18 − MHz
Open Loop Phase Margin C
L
= 20 pF to GND including ESD
R
L
= 1 kW to GND
− 70 − °
Slew Rate C
L
= 20 pF to GND including ESD
R
L
= 1 kW to GND
− 10 −
V/ms
Maximum Output Voltage 10 mV of Overdrive,
I
SOURCE
= 4.0 mA
3.0 − − V
Minimum Output Voltage 10 mV of Overdrive,
I
SINK
= 1.0 mA
− − 1.0 V
Output Source Current 10 mV of Overdrive,
V
out
= 3.0 V
4.0 − − mA
Output Sink Current 10 mV of Overdrive,
V
out
= 1.0 V
1.0 − − mA
CSSUM AMPLIFIER
Current Sense Input to CSSUM Gain −75 mV < CS < 75 mV −3.793 −3.70 −3.608 V/V
Current Sense Input to V
DRP
−3 dB Bandwidth C
L
= 10 pF to GND,
R
L
= 10 kW to GND
− 12 − MHz
Current Summing Amp Output Offset Voltage CSx − CSNx = 0, CSx = 1 V −8.0 − +8.0 mV
Maximum CSSUM Output Voltage CSx − CSxN = −0.2 V
(all phases) I
SOURCE
= 1 mA
3.0 − − V
Minimum CSSUM Output Voltage CSx − CSxN = 0.7 V
(all phases) I
SINK
= 1 mA
− − 0.3 V
Output Source Current V
out
= 3.0 V 1.0 − − mA
Output Sink Current V
out
= 0.3 V 4.0 − − mA
PSI
Enable High Input Leakage Current External 1k Pull−up to 3.3 V − − 1.0
mA
Threshold 450 600 770 mV
Delay − 100 − ns
DRVON
Output High Voltage
Sourcing 500 mA
3.0 − − V
Output Low Voltage
Sinking 500 mA
− − 0.7 V
Delay Time Propagation delays − 10 − ns
Rise Time C
L
(PCB) = 20 pF,
DVo = 10% to 90%
− 10 − ns
Fall Time C
L
(PCB) = 20 pF,
DVo = 10% to 90%
− 10 − ns
Internal Pull−Down Resistance 35 70 140
kW
V
CC
Voltage when DRVON Output Valid − − 2.0 V
3. Design guaranteed.
4. For propagation delays, “tpdh” refers to the specified signal going high “tpdl” refers to it going low. Reference Gate Timing Diagram.
5. Guaranteed by design; not tested in production.
6. Internal DAC voltage is centered 19 mV below the listed Voltage. For VR11.1/VR11.0/VR10
7. No DAC offset is implemented for AMD operation.