LTC4269-2
16
42692fb
when the PSE presents an input voltage between 15.5V
to 20.5V and the LTC4269-2 presents a Class 4 load cur-
rent. The PSE then drops the input voltage into the mark
voltage range of 7V to 10V, signaling the 1st mark event.
The PD in the mark voltage range presents a load current
between 0.25mA to 4mA.
The PSE repeats this sequence, signaling the 2nd Clas-
sification and 2nd mark event occurrence. This alerts the
LTC4269-2 that a Type 2 PSE is present. The Type 2 PSE
then applies power to the PD and the LTC4269-2 charges
up the reservoir capacitor C1 with a controlled inrush
current. When C1 is fully charged, and the LTC4269-2
declares power good, the T2P pin presents an active low
signal, or low impedance output with respect to V
PORTN
.
The T2P output becomes inactive when the LTC4269-2
input voltage falls below the PoE undervoltage lockout
threshold.
SIGNATURE CORRUPT DURING MARK
As a member of the IEEE 802.3at working group, Linear
noted that it is possible for a Type 2 PD to receive a false
indication of a 2-event classification if a PSE port is pre-
charged to a voltage above the detection voltage range
before the first detection cycle. The IEEE working group
modified the standard to prevent this possibility by requir-
ing a Type 2 PD to corrupt the signature resistance during
the mark event, alerting the PSE not to apply power. The
LTC4269-2 conforms to this standard by internally cor-
rupting the signature resistance. This also discharges the
port before the PSE begins the next detection cycle.
PD STABILITY DURING CLASSIFICATION
Classification presents a challenging stability problem due
to the wide range of possible classification load current.
The onset of the classification load current introduces a
voltage drop across the cable and increases the forward
voltage of the input diode bridge. This may cause the PD
to oscillate between detection and classification with the
onset and removal of the classification load current.
The LTC4269-2 prevents this oscillation by introducing a
voltage hysteresis window between the detection and clas-
sification ranges. The hysteresis window accommodates
the voltage changes a PD encounters at the onset of the
classification load current, thus providing a trouble-free
transition between detection and classification modes.
The LTC4269-2 also maintains a positive I-V slope through-
out the classification range up to the on voltage. In the
event a PSE overshoots beyond the classification voltage
range, the available load current aids in returning the PD
back into the classification voltage range. (The PD input
may otherwise be “trapped” by a reverse-biased diode
bridge and the voltage held by the 0.1µF capacitor.)
INRUSH CURRENT
Once the PSE detects and optionally classifies the PD, the
P
S
E then applies power to the PD. When the LTC4269-2 port
voltage rises above the on voltage threshold, LTC4269-2
connects V
NEG
to V
PORTN
through the internal power
MOSFET.
To control the power-on surge currents in the system, the
LTC4269-2 provides a fixed inrush current, allowing C1 to
ramp up to the line voltage in a controlled manner.
The LTC4269-2 keeps the PD inrush current below the
PSE current limit to provide a well-controlled power-up
characteristic that is independent of the PSE behavior.
This ensures a PD using the LTC4269-2 interoperability
with any PSE.
P
OE UNDERVOLTAGE LOCKOUT
The IEEE 802.3af/at specification for the PD dictates a
maximum turn-on voltage of 42V and a minimum turn-off
voltage of 30V. This specification provides an adequate
voltage to begin PD operation, and to discontinue PD op-
eration when the port voltage is too low. In addition, this
specification allows PD designs to incorporate an on-off
hysteresis window to prevent start-up oscillations.
The LTC4269-2 features a PoE undervoltage lockout
(UVLO) hysteresis window (See Figure 5) that conforms
with the IEEE 802.3af/at specification and accommodates
the voltage drop in the cable and input diode bridge at the
onset of the inrush current.
Once C1 is fully charged, the LTC4269-2 turns on its inter-
nal MOSFET and passes power to the PD. The LTC4269-2
applicaTions inForMaTion
LTC4269-2
17
42692fb
continues to power the PD load as long as the port volt-
age does not fall below the UVLO threshold. When the
LTC4269-2 port voltage falls below the UVLO threshold,
the PD is disconnected, and classification mode resumes.
C1 discharges through the LTC4269-2 circuitry.
COMPLEMENTARY POWER GOOD
When LTC4269-2 fully charges the load capacitor (C1),
power good is declared and the LTC4269-2 load can safely
begin operation. The LTC4269-2 provides complementary
power good signals that remain active during normal
operation and are deasserted when the port voltage falls
below the PoE UVLO threshold, when the voltage exceeds
the overvoltage lockout (OVLO) threshold, or in the event
of a thermal shutdown. See Figure 6.
The PWRGD pin features an open-collector output refer-
enced to V
NEG
which can interface directly with the SD_V
SEC
pin. When power good is declared and active, the PWRGD
pin is high impedance with respect to V
NEG
. An internal
14V clamp limits the PWRGD pin voltage. Connecting
the PWRGD pin to the SD_V
SEC
pin prevents the DC/DC
converter from commencing operation before the PDI
interface completely charges the reservoir capacitor, C1.
The active low PWRGD pin connects to an internal, open-
drain MOSFET referenced to V
PORTN
and can interface
directly to the shutdown pin of a DC/DC converter product.
When power good is declared and active, the PWRGD pin
is low impedance with respect to V
PORTN
.
PWRGD PIN WHEN SHDN IS INVOKED
In PD applications where an auxiliary power supply invokes
the SHDN feature, the PWRGD pin becomes high imped-
ance. This prevents the PWRGD pin that is connected to
the “RUN” pin of the DC/DC converter from interfering
with the DC/DC converter operations when powered by
an auxiliary power supply.
OVERVOLTAGE LOCKOUT
The LTC4269-2 includes an Overvoltage Lockout (OVLO)
feature (Figure 5) which protects the LTC4269-2 and its
load from an overvoltage event. If the input voltage ex-
ceeds the OVLO threshold, the LTC4269-2 discontinues
PD operation. Normal operations resume when the input
voltage falls below the OVLO threshold and when C1 is
charged up.
V
PORTP
C1
5µF
MIN
V
PORTN
V
NEG
LTC4269-2
42692 F05
TO
PSE
UNDERVOLTAGE
OVERVOLTAGE
LOCKOUT
CIRCUIT
PD
LOAD
CURRENT-LIMITED
TURN ON
+
LTC4269-2
V
PORTP
– V
PORTN
POWER MOSFET
0V TO ON* OFF
>ON* ON
<UVLO* OFF
>OVLO OFF
*INCLUDES ON-UVLO HYSTERESIS
ON THRESHOLD 36.1V
UVLO THRESHOLD 30.7V
OVLO THRESHOLD 71.0V
Figure 5. LTC4269-2 Undervoltage and Overvoltage Lockout
42692 F06
BOLD LINE INDICATES HIGH CURRENT PATH
PWRGD
POWER
NOT
GOOD
INRUSH COMPLETE
ON < V
PORTP
< OVLO
AND NOT IN THERMAL SHUTDOWN
V
PORTP
< UVLO
V
PORTP
> OVLO
OR THERMAL SHUTDOWN
POWER
GOOD
28
PWRGD
LTC4269-2
29
V
NEG
27
V
NEG
26
V
PORTN
6
V
PORTN
OVLO
ON
UVLO
TSD
5
CONTROL
CIRCUIT
Figure 6. LTC4269-2 Power Good Functional and State Diagram
applicaTions inForMaTion
LTC4269-2
18
42692fb
THERMAL PROTECTION
The IEEE 802.3af/at specification requires a PD to withstand
any applied voltage from 0V to 57V indefinitely. However,
there are several possible scenarios where a PD may
encounter excessive heating.
During classification, excessive heating may occur if the
PSE exceeds the 75ms probing time limit. At turn-on, when
the load capacitor begins to charge, the instantaneous
power dissipated by the PD interface can be large before
it reaches the line voltage. And if the PD experiences a
fast input positive voltage step in its operational mode
(for example, from 37V to 57V), the instantaneous power
dissipated by the PD Interface can be large.
The LTC4269-2 includes a thermal protection feature which
protects the LTC4269-2 from excessive heating. If the
LTC4269-2 junction temperature exceeds the overtempera-
ture threshold, the LTC4269-2 discontinues PD operations.
Normal operation resumes when the junction temperature
falls below the overtemperature threshold and when C1 is
charged up and power good becomes inactive.
EXTERNAL INTERFACE AND COMPONENT SELECTION
Transformer
Nodes on an Ethernet network commonly interface to the
outside world via an isolation transformer. For PDs, the
isolation transformer must also include a center tap on
the RJ45 connector side (see Figure 7).
The
increased
current levels in a Type 2 PD over a Type 1
increase the current imbalance in the magnetics which
can interfere with data transmission. In addition, proper
termination is also required around the transformer to
provide correct impedance matching and to avoid radiated
and conducted emissions. Transformer vendors such as
Bel Fuse, Coilcraft, Halo, Pulse and Tyco (Table 4) can
assist in selecting an appropriate isolation transformer
and proper termination methods.
Table 4. Power over Ethernet Transformer Vendors
VENDOR CONTACT INFORMATION
Bel Fuse Inc. 206 Van Vorst Street
Jersey City, NJ 07302
Tel: 201-432-0463
www.belfuse.com
Coilcraft Inc. 1102 Silver Lake Road
Gary, IL 60013
Tel: 847-639-6400
www.coilcraft.com
Halo Electronics 1861 Landings Drive
Mountain View, CA 94043
Tel: 650-903-3800
www.haloelectronics.com
PCA Electronics 16799 Schoenborn Street
North Hills, CA 91343
Tel: 818-892-0761
www.pca.com
Pulse Engineering 12220 World Trade Drive
San Diego, CA 92128
Tel: 858-674-8100
www.pulseeng.com
Tyco Electronics 308 Constitution Drive
Menlo Park, CA 94025-1164
Tel: 800-227-7040
www.circuitprotection.com
Input Diode Bridge
Figure 2 shows how two diode bridges are typically con-
nected in a PD application. One bridge is dedicated to the
data pair while the other bridge is dedicated to the spare
pair. The LTC4269-2 supports the use of either silicon or
Schottky input diode bridges. However, there are trade-offs
in the choice of diode bridges.
An input diode bridge must be rated above the maximum
current the PD application will encounter at the tempera-
ture the PD will operate. Diode bridge vendors typically
call out the operating current at room temperature, but
derate the maximum current with increasing temperature.
Consult the diode bridge vendors for the operating current
de-rating curve.
14
13
12
1
2
3
RX
6
RX
+
3
TX
2
TX
+
RJ45
T1
COILCRAFT ETH1-230LD
42692 F07
1
7
8
5
4
10
9
11
5
6
4
D3
SMAJ58A
TVS
BR1
HD01
BR2
HD01
TO PHY
V
PORTP
LTC4269-2
C1
V
PORTN
V
NEG
SPARE
SPARE
+
C14
0.1µF
100V
Figure 7. PD Front End with Isolation Transformer, Diode
Bridges, Capacitors and a Transient Voltage Suppressor (TVS)
applicaTions inForMaTion

LTC4269CDKD-2#TRPBF

Mfr. #:
Manufacturer:
Analog Devices Inc.
Description:
Power Switch ICs - POE / LAN IEEE802.3at High Power PD Controller with Forward Switcher
Lifecycle:
New from this manufacturer.
Delivery:
DHL FedEx Ups TNT EMS
Payment:
T/T Paypal Visa MoneyGram Western Union

Products related to this Datasheet