19©2016 Integrated Device Technology, Inc. Revision D September 27, 2016
83905 Datasheet
Ordering Information
Table 11. Ordering Information
Part/Order Number Marking Package Shipping Packaging Temperature
83905AMLF 83905AML “Lead-Free” 16-Lead SOIC Tube 0C to 70C
83905AMLFT 83905AML “Lead-Free” 16-Lead SOIC Tape & Reel 0C to 70C
83905AGLF 83905AGL “Lead-Free” 16-Lead TSSOP Tube 0C to 70C
83905AGLFT 83905AGL “Lead-Free” 16-Lead TSSOP Tape & Reel 0C to 70C
83905AKLF 3905AL “Lead-Free” 20-Lead VFQFN Tray 0C to 70C
83905AKLFT 3905AL “Lead-Free” 20-Lead VFQFN Tape & Reel 0C to 70C
20©2016 Integrated Device Technology, Inc. Revision D September 27, 2016
83905 Datasheet
Revision History Sheet
Rev Table Page Description of Change Date
A 2 Added Enable Timing Diagram. 3/28/05
BT6A - T6F
1
5 - 7
8
Features Section - added RMS Phase Jitter bullet.
AC Characteristics Tables - added RMS Phase Jitter specs.
Added Phase Noise Plot.
4/8/05
B T9 14 Ordering Information Table - added TSSOP, non-LF part number. 4/25/05
B
11
12
Added Crystal Input Interface in Application Section.
Added Schematic layout.
5/16/05
B
3
11
13
Absolute Maximum Ratings - corrected 20-Lead VFQFN package Thermal
Impedance.
Added Recommendations for Unused Input and Output Pins.
Corrected Theta JA Air Flow Table for 20-Lead VFQFN.
10/2/06
B
T9
11
12
17
Added LVCMOS to XTAL Interface section.
Added Thermal Release Path section.
AC Characteristics Table - added lead-free marking for 20-Lead VFQFN package.
7/9/07
B
T7B - T7C
3
12
14
16
Absolute Maximum Ratings - updated TSSOP and VFQFN Thermal Impedance.
Updated Thermal Release Path section.
Updated TSSOP and VFQFN Thermal Impedance.
Added note to VFQFN Package Outline.
1/24/08
B
15 Added Power Considerations section.
Converted datasheet format.
7/20/09
B T10 19 Removed leaded order-able parts from Ordering Information table 11/14/12
C
T6D
T9A
T11
1, 15
1
7
14
17
18
19
Deleted HiPerClockS references.
Features, last bullet: updated packaging note.
Mixed AC Characteristics Table - corrected typo, switched Output Rise/Fall Time
spec with Output Duty Cycle spec.
Replaced schematic.
16-Lead TSSOP Package Table - corrected dimension A1 Minimum = 0.05.
Updated VFQFN package outline page.
Ordering Information table - deleted Lead-free note, and quantity from Tape and
Reel.
4/18/13
C 1 Pin Assignment: Corrected 20-Lead illustration cut-off text 2/27/14
C
T6A - T6F
T10
1
6 - 8
9
11
18
21
Pin Assignment, 20-Lead VFQFN: removed the Epad dimensions.
Changed NOTE 1to XTAL_IN can be overdriven by a single-ended LVCMOS signal.
Please refer to Application Information section.
Deleted 3.3V Phase Noise Plot
Deleted RMS Phase Jitter graph.
Modified dimensions to reflect tightened tolerances.
Updated contact information.
8/6/14
D
2 Figure 1 corrected.
Updated datasheet header/footer.
Deleted “ICS” prefix from part number throughout the datasheet
9/27/16
83905 Datasheet
21©2016 Integrated Device Technology, Inc. Revision D September 27, 2016
DISCLAIMER Integrated Device Technology, Inc. (IDT) reserves the right to modify the products and/or specifications described herein at any time, without notice, at IDT's sole discretion. Performance spec-
ifications and operating parameters of the described products are determined in an independent state and are not guaranteed to perform the same way when installed in customer products. The information
contained herein is provided without representation or warranty of any kind, whether express or implied, including, but not limited to, the suitability of IDT's products for any particular purpose, an implied
warranty of merchantability, or non-infringement of the intellectual property rights of others. This document is presented only as a guide and does not convey any license under intellectual property rights of
IDT or any third parties.
IDT's products are not intended for use in applications involving extreme environmental conditions or in life support systems or similar devices where the failure or malfunction of an IDT product can be rea-
sonably expected to significantly affect the health or safety of users. Anyone using an IDT product in such a manner does so at their own risk, absent an express, written agreement by IDT.
Integrated Device Technology, IDT and the IDT logo are trademarks or registered trademarks of IDT and its subsidiaries in the United States and other countries. Other trademarks used herein are the property
of IDT or their respective third party owners. For datasheet type definitions and a glossary of common terms, visit www.idt.com/go/glossary. Integrated Device Technology, Inc.. All rights reserved.
Tech Support
www.IDT.com/go/support
Sales
1-800-345-7015 or 408-284-8200
Fax: 408-284-2775
www.IDT.com/go/sales
Corporate Headquarters
6024 Silver Creek Valley Road
San Jose, CA 95138 USA
www.IDT.com

83905AMLF

Mfr. #:
Manufacturer:
IDT
Description:
Clock Buffer Low Skew 1:5 Fanout Buffer
Lifecycle:
New from this manufacturer.
Delivery:
DHL FedEx Ups TNT EMS
Payment:
T/T Paypal Visa MoneyGram Western Union