Expand menu
Hello, Sign in
My Account
0
Cart
Home
Products
Sensors
Semiconductors
Passive Components
Connectors
Power
Electromechanical
Optoelectronics
Circuit Protection
Integrated Circuits - ICs
Main Products
Manufacturers
Blog
Services
About OMO
About Us
Contact Us
Check Stock
ADF4117BRUZ-RL
P1-P3
P4-P6
P7-P9
P10-P12
P13-P15
P16-P18
P19-P21
P22-P24
P25-P27
P28-P28
ADF4116/ADF4117/ADF4118
Rev. D | Page 16 of 28
CURRENT SE
TT
ING
S
LDP
250µA
0
1
A5
X
X
•
•
X
X
A4
X
X
•
•
X
X
A3
0
0
•
•
1
1
A2
0
0
•
•
1
1
A1
0
1
•
•
0
1
A COUNT
ER
DIVI
DE RATI
O
0
1
•
•
6
7
B13
0
0
0
0
•
•
•
1
1
1
1
B12
0
0
0
0
•
•
•
1
1
1
1
B11
0
0
0
0
•
•
•
1
1
1
1
B3
B2
B1
B COUNT
ER DIV
IDE RAT
IO
••••••••••
••••••••••
••••••••••
••••••••••
••••••••••
••••••••••
••••••••••
••••••••••
••••••••••
••••••••••
••••••••••
••••••••••
0
0
0
1
•
•
•
1
1
1
1
0
1
1
0
•
•
•
0
0
1
1
1
0
1
0
•
•
•
0
1
0
1
NOT
ALL
OW
ED
NOT
ALL
OW
ED
3
4
•
•
•
8188
8189
8190
8191
ADF4116
A5
0
0
0
•
•
1
1
1
A4
0
0
0
•
•
1
1
1
A3
0
0
0
•
•
1
1
1
A2
0
0
1
•
•
0
1
1
A1
0
1
0
•
•
1
0
1
A COUNT
ER
DIVI
DE RATI
O
0
1
2
•
•
29
30
31
ADF4117/
ADF
4118
1mA
N = BP + A,
P I
S PRES
CALER V
ALUE.
B MUST
BE G
REATER
THAN O
R EQUAL
TO
A. F
O
R CONTI
NUOUS
LY
ADJACENT
VALUES OF N
X
F
REF
, N
MIN
IS (P
2
– P).
DB20
DB19
DB18
D
B17
DB16
DB15
DB14
DB13
DB1
2
DB11
DB9
DB8
DB7
D
B6
DB5
DB4
DB3
DB2
DB1
DB0
DB10
G1
B13
B12
B11
B10
B9
B8
B7
B6
B5
B3
B2
B1
A5
A4
A3
A2
A1
C2 (0)
C1 (1)
B4
CONT
ROL
BI
TS
13-BIT
B COUNT
ER
5-BIT
A COUNT
ER
CP GA
IN
00392-0
32
Figure 32. A Counter/B
Counter Latch Map
ADF4116/ADF4117/ADF4118
Rev. D | Page 17 of 28
M3
0
0
0
0
1
1
1
1
M2
0
0
1
1
0
0
1
1
M1
0
1
0
1
0
1
0
1
OUTPU
T
THREE-
STAT
E O
UTPUT
DIG
IT
AL L
OCK DET
ECT
(AC
TIVE H
I
GH)
N DIVI
DER OUT
PUT
AV
DD
R DIVI
DER OUT
PUT
ANALO
G LO
CK DET
ECT
(N CHANNEL O
PEN DRAI
N)
SERI
AL DATA O
UT
PUT
(INVERSE
PO
LARITY OF
SERI
AL DATA I
NPUT
)
DG
ND
TC4
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1
TC3
0
0
0
0
1
1
1
1
0
0
0
0
1
1
1
1
TC2
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
TC1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
TIMEOUT
(PF
D CYCLE
S)
3
7
11
15
19
23
27
31
35
39
43
47
51
55
59
63
F1
0
1
COUNT
ER
OPE
RATI
ON
NORMAL
R, A,
B COUNT
ERS
HELD
IN RES
ET
F2
0
1
NEGAT
IV
E
POSITIVE
F3
0
1
CHARGE P
UMP
OUTPU
T
NORMAL
THREE
-ST
ATE
0
1
1
1
CE PIN
PD2
PD1
MODE
X
X
0
1
X
0
1
1
F6
X
0
1
FAST
LO
CK MO
DE
FAST
LO
CK DISABL
ED
FAST
LO
CK MODE
1
FAST
LO
CK MODE
2
F4
0
1
1
ASYNCHRO
NOUS PO
W
ER-DO
WN
NORMAL
OP
ERATI
ON
ASYNCHRO
NOUS PO
W
ER-DO
WN
SYNCHRO
NOUS PO
WE
R-DOW
N
DB19
DB18
DB17
DB16
DB15
DB14
DB13
DB12
DB11
DB9
DB8
DB7
DB6
DB5
DB4
DB3
DB2
DB1
DB0
DB10
TC4
TC3
TC2
TC1
F6
F4
F3
F2
M3
M2
M1
PD1
F1
C2 (1
)
C1
(0)
CONT
ROL
BIT
S
MUXOUT
CONT
ROL
POWER-
DOW
N 2
POWER-
DOW
N 1
FASTLOCK
ENABLE
CP
THR
EE-
STATE
FASTLOCK
MODE
TI
MER CO
UNTER
CONT
ROL
RESERVE
D
RESERV
ED
PD2
X
DB20
X
RESERV
ED
XXX
PHASE
DET
EC
TO
R
POL
ARIT
Y
PHASE D
ETECTOR
POL
ARIT
Y
00392-
033
COUNT
ER
RESET
Figure 33. Function Latch Map
ADF4116/ADF4117/ADF4118
Rev. D | Page 18 of 28
M3
0
0
0
0
1
1
1
1
M2
0
0
1
1
0
0
1
1
M1
0
1
0
1
0
1
0
1
OUTPU
T
THREE-
STA
TE O
UTPUT
DIG
IT
AL LO
CK DETE
CT
(ACTI
VE HI
GH)
N DIVI
DER OUT
PUT
AV
DD
R DIVI
DER OUT
PUT
ANALO
G L
OCK DET
ECT
(N CHANNE
L O
PEN DRAI
N)
SERI
AL DA
T
A OUT
PUT
(INV
ERSE PO
LARI
TY OF
SERIAL DA
T
A INPUT)
DG
ND
TC4
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1
TC3
0
0
0
0
1
1
1
1
0
0
0
0
1
1
1
1
TC2
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
TC1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
TIMEOUT
(PFD CYCLES)
3
7
11
15
19
23
27
31
35
39
43
47
51
55
59
63
F1
0
1
COUNT
ER
OPE
RA
TIO
N
NORMA
L
R, A, B COUNT
ERS
HE
L
D IN
RESET
F2
0
1
NEGATIVE
POSITIVE
F3
0
1
CHARGE PUM
P
OUTPU
T
NO
RMA
L
THREE-
STA
TE
0
1
1
1
CE PI
N
PD2
PD1
MO
DE
ASYNCHRO
NOUS PO
W
ER-DO
WN
NORMA
L OP
ERA
TI
ON
ASYNCHRO
NOUS PO
W
ER-DO
WN
SYNCHRO
NOUS PO
W
ER-DO
WN
X
X
0
1
X
0
1
1
F6
X
0
1
FA
S
TL
OCK MO
DE
F
AS
TL
OCK DI
SABLED
F
AS
TL
OCK MO
DE 1
F
AS
TL
OCK MO
DE 2
F4
0
1
1
DB20
DB19
DB18
DB17
DB16
DB1
5
DB14
DB13
DB12
DB1
1
DB9
DB8
DB7
DB6
DB5
DB4
DB3
DB2
DB
1
DB0
DB10
PD2
T
C4
TC3
TC2
T
C1
F
6
F4
F3
F
2
M3
M2
M1
P
D1
F
1
C2 (1)
C1 (
1)
CONT
ROL
BI
TS
MUXOUT
CONT
ROL
POWER-
DOW
N 2
POWER-
DOW
N 1
FAS
T
LO
CK
ENABLE
CP
THREE
-
ST
A
T
E
FAS
T
LO
CK
MODE
TI
MER CO
UNTE
R
CO
NTR
OL
RESE
RVED
RESERVED
X
X
RESERVED
XX
X
PHASE
DET
EC
TO
R
POL
ARITY
PHASE D
ETECTOR
POLARITY
00392-0
34
COUNT
ER
RESET
Figure 34. Initiali
zation Latch Map
P1-P3
P4-P6
P7-P9
P10-P12
P13-P15
P16-P18
P19-P21
P22-P24
P25-P27
P28-P28
ADF4117BRUZ-RL
Mfr. #:
Buy ADF4117BRUZ-RL
Manufacturer:
Analog Devices Inc.
Description:
Phase Locked Loops - PLL SGL Integer-N 1.2 GHz
Lifecycle:
New from this manufacturer.
Delivery:
DHL
FedEx
Ups
TNT
EMS
Payment:
T/T
Paypal
Visa
MoneyGram
Western
Union
Products related to this Datasheet
ADF4117BRUZ
ADF4116BRUZ
ADF4118BRUZ
ADF4118BRUZ-RL7
ADF4116BRUZ-REEL7
ADF4117BRUZ-RL7
ADF4117BRUZ-RL
ADF4118BRUZ-RL
ADF4116BRUZ-REEL
ADF4118BRU
ADF4118BRU-REEL7
ADF4117BRU
ADF4116BRU-REEL7
ADF4116BRU
ADF4117BRU-REEL7